AN458

A self-test approach for the MC68HC11A/E

By Pat Jordan, Motorola Ltd., East Kilbride, Scotland

INTRODUCTION

Since the introduction of the MC6805 family of single chip microcontrollers, it has been traditional for Motorola to provide a small section of ROM on-chip which is programmed at manufacture with self-test software. This software is designed to provide the user, with the aid of a simple Printed Circuit Board, the facility to perform a basic functional test of the chip. This facility can be a useful form of incoming inspection where a VLSI test system is unavailable.

Until now, this facility has not been provided on devices with an expanded mode of operation, due to their ability to address external memory. In this instance it is left to the user to write any test code. This, however, would not allow the user to test the part in the single chip mode, as it may be used in the application.

This application note therefore describes a self-test approach for the MC68HC11 which allows the part to operate in the single chip mode. This is performed by the use of the bootstrap feature of the MC68HC11 which allows user code to be downloaded, via the Serial Communications Interface (SCI), into the RAM of the device and executed. Test routines are also provided for all peripheral functions as well as the onchip EEPROM. These test modules can also be used as templates for any user-defined test modules.

The description in this application note uses an MC68HC811E2 as the means of downloading the code, but this may also be replaced by a direct download from an IBM or compatible personal computer. If this facility is to be used, a level shift circuit must be used between this circuit and the PC and suitable software must be available for the PC.

HARDWARE DESCRIPTION

The hardware (Figure 1) consists of two parts: the device under test (DUT) and the tester (MC68HC811E2). The DUT is located in a zero insertion force socket with wrap around connections to interconnect all peripheral functions. On the A/D port (PortE) these connections are made by means of resistor ladders in order that the functionality of the A/D may be checked at varying voltages. In addition to this, some ports do not have Input/Output switching capability; an analogue switch (MC14066) is used to isolate these under control of PortB. All communication with the device for download of test code and return of pass/fail data is done via the SCI.


The tester is a second device with 2K of on-chip EEPROM (MC68HC811E2) containing the test routines and control software. This device connects to the SCI of the DUT and has a bank of LEDs for displaying the pass/fail condition and the fail test number.

The devices are isolated from each other with the exception of the SCI and Reset signals and have independent crystal oscillators. This isolation of the devices makes the circuit easily adaptable to direct download from a PC. In this instance the tester device would be omitted.

BOOTSTRAP MODE

The special bootstrap mode of operation is selected at reset by means of the MODA and MODB pins of the MC68HC11 (Table 1). When this mode is selected the reset vector is fetched from a small area of ROM known as the bootstrap ROM. The program in this ROM initialises the on-chip SCI and allows a 256 byte program to be downloaded through the SCI into the on-chip RAM. When the download is complete the program jumps to the start of RAM to execute the user program.





PARTS LIST

R1-R8, R29	100K	R26, R27	3K3	C1	1μF, tant	D1-D8	LED, yellow	XTAL1, XTAL2	8MHz
R9-R12	22K	R28	10K	C2, C3	22pF	D9	LED, red		
R13-R20	10K	R29	100K	C4	0.1μF, cer	D10	LED, green	IC1	D.U.T. (52 PLCC ZIF socket)
R21, R22	10M	R30-R37	3K3	C5, C6	22pF	D11	1N914	IC2, IC3	MC14066
R23	4K 7 10K	R38	10K	C7, C8	0.1μF, cer			IC4	MC68HC811E2FN
R24, R25	10K	(All resisto	rs 0.25W, 2% tol.)						

Table 1

MODB	MODA	Mode selected
1	0	Single Chip
1	1 .	Expanded Multiplexed
0	0	Special Bootstrap
0	1.	Special Test

Table 2

Address	Vector
00C4	SCI Programme And Programme
00C7	SPI
00CA	Pulse Accumulator Input Edge
00CD	Pulse Accumulator Overflow
00D0	Timer Overflow
00D3	Timer Output Compare 5
00D6	Timer Output Compare 4
00D9	Timer Output Compare 3
00DC	Timer Output Compare 2
00DF	Timer Output Compare 1
.00E2	Timer Input Capture 3
00E5	Timer Input Capture 2
00E8	Timer Input Capture 1
00EB	Real Time Interrupt
00EE	IRQ
00F1	XIRQ
00F4	SWI
00F7	Illegal Opcode
00FA	COP Fail
00FD	Clock Monitor

The DUT bootloader program initialises its SCI receiver and transmitter to a baud rate defined by E clock/16/16 (7812 baud if E = 2MHz), after which a break character is transmitted. The tester then transmits \$FF to establish the baud rate for the rest of the transmission. The 256 bytes of user code are then transmitted and are loaded from address \$0000 in RAM. All 256 bytes must be sent; if the user program is shorter, dummy bytes should be used to make up the difference (some versions of the bootstrap routine do not require this but it is more universal to include it). Once all bytes have been received, the bootstrap program jumps to address \$0000 and the downloaded (user) program gains control. On completion, the user program can then jump to the start of bootstrap ROM if another program is to be loaded or a loop can be executed. When developing user code it is important to note that many of the device registers will have been changed from their normal reset state by the bootstrap routine. The bootstrap software is available in the MC68HC11 Reference Manual (M68HC11RM/AD) and should be referred to before making assumptions regarding initial conditions.

If interrupt vectors are required to be used by the user program, these must be implemented in RAM. In the bootstrap mode, vectors are fetched from the bootstrap ROM rather than the normal memory location. Each of the bootstrap vectors points to an address in RAM (Table 2) where the user can place a pseudo vector. Each pseudo vector is allocated three bytes in RAM in order that an explicit jump to address might be implemented. In this way the user has full control over the vectors. If any vector is not required by the user, the respective RAM locations may be used for program space.

CONTROL SOFTWARE

The self-test software described in this application note consists of two basic parts; the control software and the test modules. The control software is designed to control the DUT by means of the reset line (connected to PA4) and downloads the appropriate test modules in sequence. Having reset the DUT in bootstrap mode, 256 bytes are downloaded and executed. The result obtained via the SCI then either indicates a pass or fail and the number of the failed test will be displayed. The tester expects a "P" (ASCII \$50) for a pass and a "F" (ASCII \$46) for a fail. No other response will be considered as an indication of test complete. The tester then forces another reset and begins the download for the next test.

The control software resides in the first 256 bytes of the assembled code (\$F800-\$F8FF) and each of the test routines is located in 256 byte blocks thereafter. The control software then downloads each 256 byte block in turn as it executes each of the tests.

TEST MODULES

Each one of the test modules is assembled at an absolute address, starting at \$XX00 in 256 byte increments. As the tests are downloaded to the DUT, they are of course relocated to address \$0000. Care must therefore be taken to use instructions which are relocatable.

The test modules are designed to fit into the 256 bytes of available RAM and each module performs one or more tests. A technique widely used in the software to save space is that of using the stack to pass variables to a subroutine. An example of this is given in Test 1, where PortB is outputting digital data to PortE and the data is variable (\$FF,\$AA,\$55,\$00). In this case the data is located in the two bytes immediately following the subroutine call and the port addresses in the next four bytes. From within the subroutine a pull of the stack would ordinarily retrieve the return address but in this case it contains the address of the first byte of data. Manipulation of this address by means of the index registers enables the data to be retrieved as well as the port addresses. In order that the CPU will then correctly return from the subroutine, the initial address pulled must then be incremented by six before pushing back on the stack and executing an RTS. In this way pseudo macros can be created which are very efficient in terms of the amount of code used.

The test modules described in this application note are suitable for use with the following devices but can be easily adapted for use with any of the MC68HC11 family of devices:

MC68HC11A1

MC68HC11A8

MC68HC11E1

MC68HC11E9

MC68HC11A0 (remove test 6 — EEPROM)

MC68HC11E0 (remove test 6 — EEPROM)

TEST 1a: PORTB output -> PORTE input

This is a digital test of Port B, which is output only, and wrapped around to Port E, which is input only. The test uses the pseudo macro approach previously mentioned where the first byte denotes the test data, the second byte denotes which bits to "care" on, the next two bytes are the output port address and the last two are the input port address.

i.e. BSR PORTST

FCB DATA,MASK

FDB O/P PORT,I/P PORT

In this way, the same test can be performed many times with variable data. In this case the ports are tested for a high state, a low state and alternate highs and lows in both directions (i.e. FF, AA, 55, 00). If the test passes, a pass code ("P" = ASCII \$50) is returned to the control MCU and the DUT will loop, toggling PortB 0,1,2 until reset. If the test fails, a fail code ("F" = ASCII \$46) is returned and the DUT will loop through the tests. (Refer to "debug" section for more information.)

TEST 1b: Test strobe output (STRB) and pulse accumulator input (PAI)

The MC68HC11 has a special feature known as the handshake I/O subsystem. This subsystem provides a parallel handshake between the Port B output port and the Port C input port. Every time a write is made to Port B, a 2 E cycle pulse is output on the STRB pin.

Another feature of the MC68HC11 timer subsystem is the pulse accumulator. The Port A bit 7 pin (PAI) associated with the pulse accumulator can be configured to act as a clock to the counter or as a gated signal.

Both of these features are tested simultaneously by wrapping the STRB pin back to the PAI pin with the PAI pin configured as a clock input. In this way, any write to Port B will result in one count in the Pulse accumulator. For the purpose of this test, Port B is written to 85 times (Hex \$55), after which the pulse accumulator is read and checked for \$55.

TEST 2a: PORTC output -> PORT D input

This test checks the bidirectional Port C in the output mode and those pins of Port D which can be configured as inputs. The test is identical in nature to test 1a with the exception of the mask or "care" data. Because PD6,7 are not implemented as digital ports, they are masked. Also, the use of PD0,1 for the SCI communication conflicts with this test. The mask data used is therefore \$3C (don't care PB0,1,6,7).

TEST 2b: PORTC output -> PORT A input

This test checks the bidirectional Port C in the output mode and those pins of Port A which can be configured as inputs. The test is identical in nature to test 1a with the exception of the mask or "care" data. Because PA3,4,5,6 cannot be configured as inputs they are masked. Also, the use of PD0,1 for the SCI communication conflicts with this test. The mask data used is therefore \$84 (don't care PA0,1,3,4,5,6).

TEST 3a: PORTD output -> PORT C input

This test checks the bidirectional Port D in the output mode and the bidirectional Port C in the input mode. The test is identical in nature to test 1a with the exception of the mask or "care" data. Because PD6,7 are not implemented as output ports, they are masked. Also, the use of PD0,1 for the SCI communication conflicts with this test. The mask data used is therefore \$3C (don't care PC0,1,6,7).

TEST 3b: PORTA output -> PORT C input

This test checks the bidirectional Port A in the output mode and the bidirectional Port C in the input mode. The test is identical in nature to test 1a with the exception of the mask or "care" data. Because PA0,1,2 are input only ports, they are masked. The mask data used is therefore \$F8 (don't care PC0,1,2).

TEST 4: Test A/D convertor driven from PORT B

The MC68HC11 microcontrollers are equipped with an on-chip analogue-to-digital converter and this test is therefore designed to test the functionality of the converter. In order to keep the test jig as simple as possible, a resistor ladder is used to generate the analogue voltages. Between each Port B pin and the corresponding Port E pin is a serial 10K resistor. In

addition, between corresponding bits in the higher and lower nibbles of Port E are 22K resistors (refer to test circuit). The result is that by manipulating the data output by Port B voltages of 100%, 75%, 25% and 0% of Vdd can be applied to each of the analogue inputs. For example, outputting a zero on PB0 and a one on PB4 would result in 25% Vdd on PE0 and 75% Vdd on PE4. One limitation of this test method is that the accuracy of the analogue voltage is dependent on the Port B $V_{of}V_{oh}$ and on the accuracy of the resistors. Taking this into account, the test limits are set to plus or minus (2% + 2 bits).

The software uses the same pseudo macro approach used for the port tests with different variables. In this case the first byte is the data to be output on Port B and the second is the data for the A/D control register which determines which channels to convert. The next two bytes are the upper and lower limits of the acceptable digital result from the analogue voltage.

i.e. BSR ADTST

FCB O/P DATA, CHANNELS, MIN VALUE, MAX VALUE

By repeating the same test eight times with different variables, all eight channels can therefore be checked at four voltage levels.

TEST 5: Test IRQ, XIRQ

Two external interrupt pins are available on the MC68HC11. These are referred to as IRQ and XIRQ and are connected by the test circuit to PB7 and PB6 respectively.

The test is performed by firstly clearing any interrupts which may be pending. When an interrupt does occur, a flag is set in the interrupt routine. If a spurious interrupt (or stucklow) occurs prior to the valid interrupt (generated from PortB), this will be detected by the setting of this flag. Conversely, when the appropriate Port B pin is pulled low, the test checks that a valid interrupt does occur. This is done by using the flag which is set in the interrupt routine to jump over the instruction which would otherwise force a fail. Both IRQ and XIRQ are tested in the same way. This is one test where it is essential to implement the vectors in RAM, as shown in the software listing.

One point to note is that an interrupt pin stuck low will typically cause the processor to remain permanently in the interrupt routine, thereby hanging up the test. In this case no pass or fail indication would be observed, since control of the DUT can only be recovered by a reset. The only indication would be the illumination of the test number LED.

TEST 6: Test EEPROM

This test checks the 512 bytes of on-chip EEPROM. The test checks for all bits erased (\$FF), all bits programmed (\$00), checkerboard (alternate ones and zeros) and inverse checkerboard. The topology of the EEPROM array is in rows of 32 bytes so a checkerboard pattern requires that the data alternates from \$AA to \$55 every 32 bytes.

The test again uses the pseudo macro approach to pass the variable data to the program/verify routine. In this way different data can be loaded into each alternate row of 32 bytes. The programming time for each byte is set by the routine "EEDEL" to 10ms. This 10ms delay makes each pass of 512 bytes take approximately 5 seconds, so the complete test is around 15 seconds.

TEST 7: Test STRA — PORT C input strobe

Part of the handshake I/O subsystem is the input latch facility on Port C. This feature operates by latching any data on Port C into the Port C latch register (as distinct from the Port C data register) on the occurrence of a pulse on the STRA input.

This test therefore configures Port C as an input with data presented to it from Port D which is configured as an output. One exception is PC6 which is configured as an output and is used to drive the STRA input. In this way by writing a "1" to PC6, the edge on the STRA pin will automatically latch the data on all other Port C pins, as presented by Port D. This test is performed three times with the data \$00, \$FF, \$00 to ensure that the latched data is changing state. Only bits PC2–PC5 are "cared", as PD0, PD1 are used for the SCI and PD6, PD7 are not implemented.

USER DEFINED ROUTINES

In addition to the above test routines, any user routine may be downloaded, provided certain criteria are met.

The routine must be 256 bytes long, even if dummy bytes have to be added. If vectors are required, these must be mapped as shown in Table 2 and implemented

as a jump instruction. The initial conditions of the device are changed by the bootstrap routine, so no assumptions should be made regarding machine state. The code must be written to be relocatable, as it will be loaded at address \$0000 for execution. This precludes the use of JSR instructions, for example, and BSR should be used instead. Also, because the SCI is used to download the software, care must be taken if it is to be incorporated into a user test routine.

TEST RESULTS

After insertion of the DUT, application of power and release of the reset, each test will be executed in sequence and the test number LEDs will display each test in turn. This display will increment rapidly until Test 6 (EEPROM), at which point it will pause for approximately 15 seconds. Successful completion of all tests will then be indicated by a green pass LED and all test number LEDs will be blanked. A failure will be represented by a red fail LED accompanied by the LED for the failing test. If the DUT fails to return a pass or fail indication, this will be represented by the LED for the failing test remaining illuminated but neither the pass nor fail LED will illuminate.

Debug

In the case of a fail, a basic facility is provided on some tests for debug via the test point on PB3. At the beginning of the test sequence, a synchronisation pulse of 98 E clocks (approx. 50µs) is output on PB3. Also, each time a test fails, a fail pulse of 11 E clocks (approx. 5µs) is output on the same pin. By connecting an oscilloscope to the test point and measuring the timing of the fail pulse (or pulses) relative to the sync pulse, it can be determined which sub-test is failing (eg. port stuck high or stuck low). By then observing each bit of the port, the bit at fault can also be isolated. This basic debug approach uses very little code and can effectively isolate the problem bits, but more sophisticated routines can be written by the user provided RAM space allows. This facility is not available for test 6, due to the wearout effect of repeated write/ erase cycling of the EEPROM.

APPENDIX - PROGRAM LISTING

M68HC11 Absolute Assembler Version 2.61C:HC11TEST.ASC

1			*****	++++++	********	*****	******	******	*****	*****	******	**
1 2			*									
3			*	68HC:	1 SELFTEST H	ROGRAM						
4			*									
5	Α		* *	WRIT!	TEN BY: PAT J	ORDAN						
6	A		*									
• 7			*	REV 0	15/01/92	ORIGIN	AL VERSION			PDJ.		
8			*									
9			******	*****	******	*****	*****	******	*****	*****	*****	****
10			*									A de
11	A 000	ou .	* Macoua	INCL	HC11REG.							
13			* MC68HC	ii regisi	er block add	ıresses						A.
14		1000	RB	EQU	\$1000							Ø.
15		1000	PORTA	EQU	RB+\$00				•			
16		1002	PIOC	EQU .	RB+\$02					À		
17	A	1003	PORTC	EQU	RB+\$03							
18	A	1004	PORTB	EQU	RB+\$04						d.	
19	A	1005	PORTCL	EQU	RB+\$05							
20		1007	DDRC	EQU	RB+\$07							
21		1008	PORTD	EQU	RB+\$08	•			(A	No.		
22		1009	DDRD	EQU	RB+\$09							
23		100A	PORTE	EQU	RB+\$0A							
24		100B	CFORC	EQU	RB+\$0B				edition.			
25 26		100C 100D	OC1M OC1D	EQU EQU	RB+\$0C RB+\$0D		1	***				
27		100E	TCNT	EQU	RB+\$0E			A				
28		1010	TIC1	EQU	RB+\$10			dis.				
29		1012	TIC2	EQU	RB+\$12							
30		1014	TIC3	EQU	RB+\$14							
31	A	1016	TOC1	EQU	RB+\$16							
32		1018	TOC2	EQU	RB+\$18	· 4						
.33	Α	101A	TOC3	EQU	RB+\$1A	i.						
34	A	101C	TOC4	EQU	RB+\$10	*						
35		101E	TOC5	EQU	RB+\$1E	>						
36		1020	TCTL1	EQU	RB+\$20							
37		1021	TCTL2	EQU	RB+\$21							
38 39		1022	TMSK1	EQU	RB+\$22							
40		1023 1024	TFLG1 TMSK2	EQU EQU	RB+\$23 RB+\$24							
41		1025	TFLG2	EQU	RB+\$25							
42		1026	PACTL	EQU	RB+\$26							
43	A	1027	PACNT	*000h	RB+\$27							
44	A	1028	SPCR	EQU	RB+\$28							
45	A	1029	SPSR	EQU	RB+\$29							
46		102A	SPDR	EQU	RB+\$2A							
47		102B	BAUD	EQU	RB+\$2B							
48		102C	SCCR1	EQU	RB+\$2C							
49		102D	SCCR2	EQU	RB+\$2D						-	
50 51		102E 102F	SCSR SCDR	EQU	RB+\$2E RB+\$2F		-					
52		1027	ADCTL	EQU EQU	RB+\$2F							
53		1031	ADR1	EQU	RB+\$31							
54		1032	ADR2	EQU	RB+\$32							
	Α	1033	ADR3	EQU	RB+\$33							
56		1034	ADR4	EQU	RB+\$34							
57		1035	BPROT	EQU	RB+\$35							
\$58		1039	OPTION	EQU	RB+\$39							
59		103A	COPRST	EQU	RB+\$3A							
60		103B	PPROG	EQU	RB+\$3B							
61		103C	HPRIO	EQU	RB+\$3C							
62 63		103D	INIT	EQU	RB+\$3D							
64		103E 103F	TEST1 CONFIG	EQU EQU	RB+\$3E RB+\$3F							
65		TOJE	*	٥٧٠	104935				•			
66			*						-	•		
67			*									
68		B600	EEPROM	EQU	\$B600							
69		B800	EETOP	EQU	\$B800							
70	A		*									

```
71 A
72 A
73 A
           0000
                                ORG
                                           $0000
74 P 0000 0001
                      TESTNUM
                                RMB
                                           1
75 A
76 A
           00F8
                                ORG
                                           $00F8
77 P 00F8 0001
                      TSTNUM
                                RMB
                                           1
78 P 00F9 0001
                      PASFLG
                                RMB
                                           1
                                                                   *****
                      TEMP
                                RMB
 79 P 00FA 0001
                                           1
80 P 00FB 0001
                      TEMP1
                                RMB
                                           1
 81 P 00FC 0001
                      DUMMY
                                RMB
 82 P 00FD 0001
                      COUNT
                                RMB
83 A
 84 A
 85 A
                                PAGE
 86 A
87 A
                      * TO
                               INITIALISATION ROUTINE
 88 A
 89 A
 90 A
           F800
                                ORG
                                           $F800
 91 A F800 8E00FF
                      RESET
                                           #$00FF
                                LDS
 92 A F803 86FF
                                LDAA
                                           #$FF
 93 A F805 B71007
                                STAA
                                           DDRC
 94 A F808 8690
                                LDAA
                                           #$90
 95 A F80A B71039
                                STAA
                                           OPTION
 96 A F80D 4F
                                CLRA
 97 A F80E 5F
                                CLRB
 98 A F80F CE0000
                                LDX
                                           #$00
 99 A F812 7F1004
                                           PORTB
                                CLR
100 A F815 7F1003
                                CLR
                                           PORTC
101 A F818 7F1008
                                CLR
                                           PORTD
102 A F81B 7F0000
                                CLR
                                           TESTNUM
103 A
104 A
105 A
106 A F81E 8601
                                           #$01
                                LDAA
107 A F820 B71004
                                           PORTB
                                STAA
108 A F823 7C0000
                                INC
                                           TESTNUM
109 A F826 CEF900
                                LDX
                                           #T1
110 A F829 BDF87E
                                JSR
                                           TEST
111 A
112 A F82C 781004
                                LSL
                                           PORTB
113 A F82F 7C0000
                                           TESTNUM
                                INC
114 A F832 CEFA00
                                LDX
                                           #T2
115 A F835 BDF87E
                                JSR
                                           TEST
116 A
117 A F838 781004
                                 LSL
                                           PORTB
118 A F83B 7C0000
                                INC
                                           TESTNUM
119 A F83E CEFB00
                                PDX
                                           #T3
120 A F841 BDF87E
                                JSR
                                           TEST
121 A
122 A F844 781004
                                LSL
                                           PORTB
123 A F847 7C0000
                                 INC
                                           TESTNUM
124 A F84A CEFC00
                                LDX
                                           #T4
125 A F84D BDF87E
                                JSR
                                           TEST
126 A
127 A F850 781004
                                LSL
                                           PORTB
128 A F853 7C0000
                                INC
                                           TESTNUM
129 A F856 CEFD00
                                LDX
                                           #T5
130 A F859 BDF87E
                                JSR
                                           TEST
131 A
132 A F85C 781004
                                LSL
                                           PORTB
133 A F85F 7C0000
                                INC
                                           TESTNUM
134 A F862 CEFE00
                                LDX
                                           #T6
135 A F865 BDF87E
                                JSR
                                           TEST
136 A
137 A F868 781004
                                LSL
                                           PORTB
138 A F86B 7C0000
                                INC
                                           TESTNUM
139 A F86E CEFF00
                                LDX
                                           #T7
140 A F871 BDF87E
                                JSR
                                           TEST
141 A
142 A F874 8602
                                LDAA
                                           #$02
143 A F876 B71003
                                STAA
                                           PORTC
144 A F879 7F1004
                                CLR
                                           PORTB
145 A F87C 20FE
                                BRA
146 A
```

```
147 A
148 A
                               DOWNLOAD TEST CODE TO DUT
149 A
150 A
                                           #$1000
151 A F87E 18CE1000
                      TEST
                                 LDY
152 A F882 8622
                                 LDAA
                                           #$22
                                           BAUD
153 A F884 B7102B
                                 STAA
                                                                   154 A F887 860C
                                 LDAA
                                           #$0C
155 A F889 B7102D
                                 STAA
                                           SCCR2
                                                                  ASSERT RESET
156 A F88C 181D0010
                                 BCLR
                                           PORTA-$1000,Y,#$10
157 A F890 C601
                                 LDAB
                                           #$01
158 A F892 BDF8E1
                                 JSR
                                           PATICE
159 A F895 181C0010
                                 BSET
                                           PORTA-$1000,Y,#$10
                                                                  RELEASE RESET
160 A F899 C601
                                 LDAB
                                           #$01
                                           PAUSE
161 A F89B BDF8E1
                                 JSR
162 A
                               START TRANSMISSION
163 A
164 A
                                           SCSR
165 A F89E B6102E
                                 T.DAA
166 A F8A1 86FF
                                 LDAA
                                           #$FF
                                 STAA
                                           SCDR
167 A F8A3 B7102F
168 A F8A6 18CE0101
                                 LDY
                                           #$0101
                                           SCSR
169 A F8AA B6102E
                       STLWT
                                 LDAA
170 A F8AD 8580
                                 BITA
                                           #$80
171 A F8AF 27F9
                                           STLWT
                                 BEO
172 A F8B1 B6102F
                                 LDAA
                                           SCDR
173 A F8B4 A600
                                 LDAA
                                           0.X
174 A F8B6 B7102F
                                 STAA
                                           SCDR
175 A F8B9 08
                                 INX
176 A F8BA 1809
                                 DEY
177 A F8BC 26EC
                                 BNE
                                           STLWT
178 A F8BE 8630
                                           #$30
                                 LDAA
179 A F8C0 B7102B
                                 STAA
                                           BAUD
180 A
181 A F8C3 B6102E
                                           SCSR
                                                                   LEAR FLAG
                       ANSWER
                                 T-DAA
182 A F8C6 B6102F
                                 LDAA
                                           SCDR
                                           SCSR-$1000, Y, #$20, *
183 A F8C9 181F2E20FB
                                 BRCLR
                                                                  WAIT FOR TEST DATA
184 A F8CE B6102F
                                 LDAA
                                           SCDR
185 A F8D1 8146
                                 CMPA
                                           #$46
                                                                  CHECK FOR 'F'ail
186 A F8D3 2705
                                 BEO
                                           REJECT
                                 CMPA
                                           #$50
187 A F8D5 8150
                                           ANSWER
188 A F8D7 26EA
                                 BNE
189 A F8D9 39
                                 RTS
190 A
                                 LDAA
191 A F8DA 8601
                       REJECT
                                            #$01
192 A F8DC B71003
                                 STAA
                                           PORTC
193 A F8DF 20FE
                                 BRA
194 A
                                PAUSE FOR 0.1 SEC * VALUE IN ACC B
195 A
196 A
197 A F8E1 3C
                       PAUSE
                                 PSHX
198 A F8E2 CE2800
                       PAU02
                                 LDX
                                            #10240
199 A F8E5 09
                       PAU01
                                 DEX
                                 BNE
                                           PAU01
200 A F8E6 26FD
                                 DECB
201 A F8E8 5A
202 A F8E9 26F7
                                 BNE
                                           PAU02
203 A F8EB 38
                                 PULX
204 A F8EC 39
                                 RTS
205 A
206 A
                             VECTORS
207 A
208 A
209 A
210 A
           FFD6
                                 ORG
                                            $FFD6
211 A FFD6 F800
                                 FDB
                                           RESET
                                                                  SCI
212 A FFD8 F800
                                                                  SPI
                                 FDB
                                           RESET
213 A FFDA F800
                                                                  PULSE ACC I/P
                                            RESET
214 A FFDC F800
                                 FDB
                                           RESET
                                                                  PULSE ACC OVFL
215 A FFDE F800
                                 FDB
                                            RESET
                                                                  TIMER OVFL
216 A FFEO F800
                                 FDB
                                            RESET
                                                                  O/P COMP 5
217 A FFE2 F800
                                 FDB
                                            RESET
                                                                  O/P COMP 4
218 A FFE4 F800
                                 FDB
                                            RESET
                                                                  O/P COMP 3
219 A FFE6 F800
                                 FDB
                                            RESET
                                                                  O/P COMP 2
                                                                  O/P COMP 1
220 A FFE8 F800
                                 FDB
                                            RESET
221 A FFEA F800
                                 FDB
                                            RESET
                                                                  I/P CAPT 3
```

```
222 A FFEC F800
                                 FDB
                                            RESET
                                                                  I/P CAPT 2
223 A FFEE F800
                                 FDB
                                            RESET
                                                                  I/P CAPT 1
224 A FFF0 F800
                                 FDB
                                            RESET
                                                                  REAL TIM INT
225 A FFF2 F800
                                 FDB
                                            RESET
                                                                  IRQ
226 A FFF4 F800
                                 FDB
                                            RESET
                                                                  XIRQ
227 A FFF6 F800
                                 FDB
                                            RESET
                                                                  SWI
228 A FFF8 F800
                                 FDB
                                            RESET
                                                                  ILLEGAL OPCODE
229 A FFFA F800
                                 FDB
                                            RESET
                                                                  COP
230 A FFFC F800
                                                                  CLOCK MONITOR
                                 FDB
                                            RESET
231 A FFFE F800
                                 FDB
                                            RESET
                                                                  RESET
                                                                                                   232 A
233 A
                                 PAGE
234 A
235 A
236 A
                                START OF TEST ROUTINE
237 A
238 A 0000
                                 INCL
                                            T1.SA
239 A
240 A
                                TEST PORT B TO PORT E IN DIGITAL MODE
241 A
242 A
243 A
                            FORMAT:
244 A
                                BSR
                                           PORTST
245 A
                                FCB
                                           DATA, MASK
246 A
                                FDB
                                           O/P PORT, I/P PORT
247 A
248 A
           F9F8
249 A F9F8 0150000000
                                 FCB
                                            $01,$50,$00,$00,$00,$00,$00RESERVED BYTES
           000000
250 A
251 A
           F900
                                 ORG
                                            $F900
252 A F900 8E00F7
                                 LDS
                                            #$F7
                                                                   PLACE STACK BELOW RMB
253 A F903 8D6D
                                 BSR
                                            SYNC1
254 A F905 8D7D
                                 BSR
                                            PORTST1
                                                                   CHECK FOR SFF
255 A F907 FFFF
                                 FCB
                                            SFF. SFF
256 A F909 1004100A
                                 FDB
                                            PORTB, PORTE
257 A
258 A F90D 8D75
                                 BSR
                                            PORTST1
                                                                   CHECK FOR $AA
259 A F90F AAFF
                                 FCB
                                            $AA,$FF
260 A F911 1004100A
                                            PORTE, PORTE
                                 FDB
261 A
262 A F915 8D6D
                                 BSR
                                            PORTST1
                                                                  CHECK FOR $55
263 A F917 55FF
                                            $55,$FF
                                 FCB
264 A F919 1004100A
                                 FDB
                                            PORTE, PORTE
265 A
266 A F91D 8D65
                                 BSR
                                            PORTST1
                                                                  CHECK FOR $00
267 A F91F 00FF
                                  FCB
                                            $00,$FF
268 A F921 1004100A
                                 FDB
                                            PORTE, PORTE
269 A
270 A
271 A
                                TEST STRB (STROBE) O/P AND PULSE ACCUMULATOR
272 A
273 A
274 A
                                 TEST IS PERFORMED BY LOOPING STRB O/P BACK TO THE PULSE
275 A
                                 ACCUMULATOR INPUT. PORT B IS WRITTEN TO AND WRITES ARE
276 A
                                 COUNTED.
277 A
278 A F925 8640
                                 LDAA
                                            #$40
279 A F927 B71026
                                 STAA
                                            PACTL
280 A F92A 86D0
                                 LDAA
                                            #$D0
281 A F92C 7F1027
                                 CLR
                                            PACNT
                                                                  CLR THE COUNTER
282 A F92F CE0055
                                 LDX
                                            #$55
                                                                  SET-UP FOR $55 WRITES TO PORTB
283 A F932 B71004
                       PACC1
                                 STAA
                                            PORTB
                                                                  CONFIGURE GATES
284 A F935 09
                                 DEX
285 A F936 26FA
                                 BNE
                                            PACC1
                                                                  WAIT FOR $55 WRITES
286 A
287 A F938 F61027
                                 LDAB
                                            PACNT
                                                                  READ COUNTER
288 A F93B C155
                                 CMPB
                                            #$55
289 A F93D 2702
                                 BEQ
                                            PACC2
                                                                  EXIT IF CORRECT
290 A F93F 8D7A
                                 BSR
                                            FAIL1
                                                                  CLR PASFLG IF FAILED
291 A F941 86C0
                       PACC2
                                 LDAA
                                            #$C0
292 A F943 B71004
                                 STAA
                                            PORTB
                                                                  TURN GATES OFF
293 A
```

```
295 A
                                 FINALLY
296 A
297 A
                                 THIS ROUTINE RETURNS THE PASS/FAIL STATUS TO THE MASTER
298 A
299 A F946 18FE1000
                      FINAL1
                                           $1000
300 A F94A 7F102C
                                           SCCR1
                                 CLR
301 A F94D 8630
                                 LDAA
                                           #$30
302 A F94F B7102B
                                 STAA
                                           BAUD
303 A F952 181C2D08
                                 BSET
                                           SCCR2-$1000,Y,#$08
                                                                  ENABLE TRANSMITTER
304 A F956 B6102E
                                 LDAA
                                                                  CLEAR FLAGS
                                           SCSR
305 A F959 96F9
                                 LDAA
                                           PASFLG
306 A F95B B7102F
                                                                  PASS/FAIL BYTE IN TRANSMITTER
                                 STAA
                                           SCDR
307 A
308 A F95E 8150
                                           #$50
                                 CMPA
309 A F960 269E
                                 BNE
                                                                  LOOP IF YOU FAILED FOR DEBUG
                                           Т1
310 A
311 A
312 A
313 A F962 86C0
                                 LDAA
                                           #$C0
                                                                  ALL LEDS OFF
314 A F964 C6C7
                                 LDAR
                                           #$C7
                                                                  ALL LEDS ON
315 A F966 F71004
                       P01
                                 STAB
                                           PORTB
316 A F969 8D41
                                 BSR
                                           DELAY1
317 A F96B B71004
                                 STAA
                                           PORTB
318 A F96E 8D3C
                                 BSR
                                           DELAY1
319 A F970 20D4
                                 BRA
                                           FINAL1
320 A
321 A
322 A
                                SUBROUTINES
323 A
324 A
325 A
                                 SUBROUTINE SYNC
326 A
327 A F972 CE1000
                       SYNC1
                                 LDX
                                           #$1000
328 A F975 18CE000D
                                 LDY
                                           #$0D
329 A F979 1C0408
                                 BSET
                                           PORTB-$1000, X, #$08
                                                                  SYNC PULSE OF 98 E CLOCKS
330 A F97C 1809
                                 DEY
                       S11
331 A F97E 26FC
                                 BNE
                                           PORTB-$1000, X, #$08
332 A F980 1D0408
                                 BCLR
333 A F983 39
                                 RTS
334 A
335 A
336 A
                                SUBROUTINE PORTST
337 A
338 A
                                 PULX
339 A F984 38
                       PORTST1
340 A F985 A600
                                 LDAA
                                           $0,X
                                                                  LOAD ACC A WITH O/P DATA
341 A F987 1AEE02
                                 LDY
                                           $2,X
                                                                  CONFIGURE O/P PORT
342 A F98A 18A700
                                 STAA
                                           $0,Y
343 A F98D 1AEE04
                                 LDY
                                           $4,X
                                                                  SET-UP I/P PORT ADDRESS
344 A F990 18A800
                                 EORA
                                           $0,Y
                                                                  COMPARE O/P AND I/P
345 A F993 A401
                                 ANDA
                                                                  MASK OUT DONT CARES
                                           $1,X
346 A F995 2713
                                 BEQ
                                           A11
                                                                  EXIT IF PASS
347 A
348 A
                                 IF FAILED THEN....
349 A
350 A F997 8646
                                 LDAA
                                           #$46
                                                                  ASCII 'F'
351 A F999 97F9
                                 STAA
                                           PASFLG
352 A F99B DFFB
                                 STX
                                           TEMP1
353 A F99D CE1000
                                 LDX
                                           #$1000
354 A F9A0 1C0408
                                 BSET
                                           PORTB-$1000, X, #$08
                                                                  FAIL PULSE OF 11 E CLOCKS
355 A F9A3 01
                                 NOP
356 A F9A4 01
                                 NOP
357 A F9A5 1D0408
                                 BCLR
                                           PORTB-$1000, X, #$08
358 A F9A8 DEFB
                                 LDX
                                           TEMP1
359 A
360 A F9AA 6E06
                                 JMP
                       A11
                                           $6,X
                                                                  CONTINUE MAIN PROGRAM
361 A
362 A
363 A
```

264.3	4 011111		
364 A 365 A	* SUBROUTI	NE DELAY	
366 A F9AC 18CE0001	DELAY1 LDY	#\$0001	SETS THE FLASH RATE
367 A F9B0 CEFFFF	DO1 LDX	#\$FFFF	•
368 A F9B3 09	D11 DEX		
369 A F9B4 26FD 370 A F9B6 1809	BNE	D11	
371 A F9B8 26F6	DEY BNE	D01	
372 A F9BA 39	RTS	201	
373 A	*	•	A.
374 A	*****	*******	********
375 A	*		
376 A 377 A	* SUBROUTIN	E FAIL	
378 A F9BB 8646	FAIL1 LDAA	· #\$46	
379 A F9BD 97F9	STAA	PASFLG	
380 A F9BF DFFB	STX	TEMP1	
381 A F9C1 CE1000	LDX	#\$1000	
382 A F9C4 1C0408	BSET	PORTB-\$1000, X, #\$08	FAIL PULSE OF 11 E CLOCKS
383 A F9C7 01	NOP		
384 A F9C8 01 385 A F9C9 1D0408	NOP BCLR	DODED 61000 V #600	
386 A F9CC DEFB	LDX	PORTB-\$1000, X, #\$08 TEMP1	
387 A F9CE 39	RTS	10111 1	
388 A	*		
389 A	**********	********	********
390 A F9CF	INCL	T2.SA **********	
391 A 392 A		C O/P TO PORTD I/P IN :	DICTURE MODES
393 A	**********		**************************************
394 A	*		
395 A	* FORMAT:		
396 A	* BSR	PORTST	
397 A 398 A	* FCB	DATA, MASK	
399 A .	* FDB	O/P PORT, I/P PORT	
400 A FAF8	ORG	SFAF8	
401 A FAF8 0250000000	FCB	\$02,\$50,\$00,\$00,\$00,	\$00,\$00,\$00RESERVED BYTES
000000	ш.		
402 A	*	¢E200	
	* ORG	\$FA00 #\$#7	PLACE STACK RELOW RMR
402 A 403 A FA00	* ORG T2 LDS BRA	\$FA00 #\$£7 T21	PLACE STACK BELOW RMB
402 A 403 A FA00 404 A FA00 8E00F7 405 A FA03 2012 406 A	T2 LDS	The second secon	PLACE STACK BELOW RMB
402 A 403 A FA00 404 A FA00 8E00F7 405 A FA03 2012 406 A 407 A FA05 CE1000	T2 LDS BRA * SYNC2 LDX	#\$P7 T21 #\$1000	PLACE STACK BELOW RMB
402 A 403 A FA00 404 A FA00 8E00F7 405 A FA03 2012 406 A 407 A FA05 CE1000 408 A FA08 18CE000D	T2 LDS BRA * SYNC2 LDX LDY	#\$F7 T21 #\$1000 #\$0D	
402 A 403 A FA00 404 A FA00 8E00F7 405 A FA03 2012 406 A 407 A FA05 CE1000	T2 LDS BRA * SYNC2 LDX LDY BSET	#\$P7 T21 #\$1000	PLACE STACK BELOW RMB SYNC PULSE OF 98 E CLOCKS
402 A 403 A FA00 404 A FA00 8E00F7 405 A FA03 2012 406 A 407 A FA05 CE1000 408 A FA08 18CE000D 409 A FA0C 1C0408	T2 LDS BRA * SYNC2 LDX LDY	#\$F7 T21 #\$1000 #\$0D	
402 A 403 A FA00 404 A FA00 8E00F7 405 A FA03 2012 406 A 407 A FA05 CE1000 408 A FA08 18CE000D 409 A FA0C 1C0408 410 A FA0F 1809 411 A FA11 26FC 412 A FA13 1D0408	T2 LDS BRA * SYNC2 LDX LDY BSET S12 DEY BNE BCLR	#\$P7 T21 #\$1000 #\$0D PORTB-\$1000,X,#\$08	
402 A 403 A FA00 404 A FA00 8E00F7 405 A FA03 2012 406 A 407 A FA05 CE1000 408 A FA08 18CE000D 409 A FA0C 1C0408 410 A FA0F 1809 411 A FA11 26FC 412 A FA13 1D0408 413 A FA16 39	T2 LDS BRA * SYNC2 LDX LDY BSET S12 DEY BNE	#\$P7 T21 #\$1000 #\$0D PORTB-\$1000,X,#\$08	
402 A 403 A FA00 404 A FA00 8E00F7 405 A FA03 2012 406 A 407 A FA05 CE1000 408 A FA08 18CE000D 409 A FA0C 1C0408 410 A FA0F 1809 411 A FA11 26FC 412 A FA13 1D0408 413 A FA16 39 414 A	T2 LDS BRA * SYNC2 LDX LDY BSET S12 DEY BNE BCLR RTS *	#\$P7 T21 #\$1000 #\$0D PORTB-\$1000,X,#\$08 S12 PORTB-\$1000,X,#\$08	SYNC PULSE OF 98 E CLOCKS
402 A 403 A FA00 404 A FA00 8E00F7 405 A FA03 2012 406 A 407 A FA05 CE1000 408 A FA08 18CE000D 409 A FA0C 1C0408 410 A FA0F 1809 411 A FA11 26FC 412 A FA13 1D0408 413 A FA16 39 414 A 415 A FA17 86C0	T2 LDS BRA * SYNC2 LDX LDY BSET S12 DEY BNE BCLR RTS * T21 LDAA	#\$F7 T21 #\$1000 #\$0D PORTB-\$1000,X,#\$08 S12 PORTB-\$1000,X,#\$08	
402 A 403 A FA00 404 A FA00 8E00F7 405 A FA03 2012 406 A 407 A FA05 CE1000 408 A FA08 18CE000D 409 A FA0C 1C0408 410 A FA0F 1809 411 A FA11 26FC 412 A FA13 1D0408 413 A FA16 39 414 A 415 A FA17 86C0 416 A FA19 B71004 417 A FA1C 8DE7	T2 LDS BRA * SYNC2 LDX LDY BSET S12 DEY BNE BCLR RTS *	#\$P7 T21 #\$1000 #\$0D PORTB-\$1000,X,#\$08 S12 PORTB-\$1000,X,#\$08	SYNC PULSE OF 98 E CLOCKS
402 A 403 A FA00 404 A FA00 8E00F7 405 A FA03 2012 406 A 407 A FA05 CE1000 408 A FA08 18CE000D 409 A FA0C 1C0408 410 A FA0F 1809 411 A FA11 26FC 412 A FA13 1D0408 413 A FA16 39 414 A 415 A FA17 86C0 416 A FA19 B71004 417 A FA1C 8DE7 418 A FA1E 86FC	T2 LDS BRA * SYNC2 LDX LDY BSET S12 DEY BNE BCLR RTS * T21 LDAA STAA	#\$F7 T21 #\$1000 #\$0D PORTB-\$1000,X,#\$08 S12 PORTB-\$1000,X,#\$08	SYNC PULSE OF 98 E CLOCKS
402 A 403 A FA00 404 A FA00 8E00F7 405 A FA03 2012 406 A 407 A FA05 CE1000 408 A FA08 18CE000D 409 A FA0C 1C0408 410 A FA0F 1809 411 A FA11 26FC 412 A FA13 1D0408 413 A FA16 39 414 A 415 A FA17 86C0 416 A FA19 B71004 417 A FA1C 8DE7 418 A FA1E 86FC 419 A FA20 B71007	T2 LDS BRA * SYNC2 LDX LDY BSET S12 DEY BNE BCLR RTS * T21 LDAA STAA BSR LDAA STAA	#\$F7 T21 #\$1000 #\$0D PORTB-\$1000,X,#\$08 S12 PORTB-\$1000,X,#\$08 #\$C0 PORTB SYNC2	SYNC PULSE OF 98 E CLOCKS CONFIG PORTB TO DRIVE GATES
402 A 403 A FA00 404 A FA00 8E00F7 405 A FA03 2012 406 A 407 A FA05 CE1000 408 A FA08 18CE000D 409 A FA0C 1C0408 410 A FA0F 1809 411 A FA11 26FC 412 A FA13 1D0408 413 A FA16 39 414 A 415 A FA17 86C0 416 A FA19 B71004 417 A FA1C 8DE7 418 A FA1E 86FC 419 A FA20 B71007 420 A	T2 LDS BRA * SYNC2 LDX LDY BSET S12 DEY BNE BCLR RTS * T21 LDAA STAA BSR LDAA STAA *	#\$F7 T21 #\$1000 #\$0D PORTB-\$1000, X, #\$08 \$12 PORTB-\$1000, X, #\$08 #\$C0 PORTB SYNC2 #\$FC DDRC	SYNC PULSE OF 98 E CLOCKS CONFIG PORTB TO DRIVE GATES CONFIGURE PORTC AS O/P
402 A 403 A FA00 404 A FA00 8E00F7 405 A FA03 2012 406 A 407 A FA05 CE1000 408 A FA08 18CE000D 409 A FA0C 1C0408 410 A FA0F 1809 411 A FA11 26FC 412 A FA13 1D0408 413 A FA16 39 414 A 415 A FA17 86C0 416 A FA19 B71004 417 A FA1C 8DE7 418 A FA1C 8DE7 419 A FA2O B71007 420 A 421 A FA23 8D75	T2 LDS BRA * SYNC2 LDX LDY BSET S12 DEY BNE BCLR RTS * T21 LDAA STAA BSR LDAA STAA * BSR	#\$F7 T21 #\$1000 #\$0D PORTB-\$1000,X,#\$08 \$12 PORTB-\$1000,X,#\$08 #\$C0 PORTB \$YNC2 #\$FC DDRC PORTST2	SYNC PULSE OF 98 E CLOCKS CONFIG PORTB TO DRIVE GATES
402 A 403 A FA00 404 A FA00 8E00F7 405 A FA03 2012 406 A 407 A FA05 CE1000 408 A FA08 18CE000D 409 A FA0C 1C0408 410 A FA0F 1809 411 A FA11 26FC 412 A FA13 1D0408 413 A FA16 39 414 A 415 A FA17 86C0 416 A FA19 B71004 417 A FA1C 8DE7 418 A FA1E 86FC 419 A FA20 B71007 420 A	T2 LDS BRA * SYNC2 LDX LDY BSET \$12 DEY BNE BCLR RTS * T21 LDAA STAA BSR LDAA STAA * BSR FCB	#\$F7 T21 #\$1000 #\$0D PORTB-\$1000,X,#\$08 \$12 PORTB-\$1000,X,#\$08 #\$C0 PORTB \$YNC2 #\$FC DDRC PORTST2 \$FF,\$3C	SYNC PULSE OF 98 E CLOCKS CONFIG PORTB TO DRIVE GATES CONFIGURE PORTC AS O/P
402 A 403 A FA00 404 A FA00 8E00F7 405 A FA03 2012 406 A 407 A FA05 CE1000 408 A FA08 18CE000D 409 A FA0C 1C0408 410 A FA0F 1809 411 A FA11 26FC 412 A FA13 1D0408 413 A FA16 39 414 A 415 A FA17 86C0 416 A FA19 B71004 417 A FA1C 8DE7 418 A FA1E 86FC 419 A FA20 B71007 420 A 421 A FA23 8D75 422 A FA25 FF3C 423 A FA27 10031008	T2 LDS BRA * SYNC2 LDX LDY BSET S12 DEY BNE BCLR RTS * T21 LDAA STAA BSR LDAA STAA * BSR	#\$F7 T21 #\$1000 #\$0D PORTB-\$1000,X,#\$08 \$12 PORTB-\$1000,X,#\$08 #\$C0 PORTB \$YNC2 #\$FC DDRC PORTST2	SYNC PULSE OF 98 E CLOCKS CONFIG PORTB TO DRIVE GATES CONFIGURE PORTC AS O/P
402 A 403 A FA00 404 A FA00 8E00F7 405 A FA03 2012 406 A 407 A FA05 CE1000 408 A FA08 18CE000D 409 A FA0C 1C0408 410 A FA0F 1809 411 A FA11 26FC 412 A FA13 1D0408 413 A FA16 39 414 A 415 A FA17 86C0 416 A FA19 B71004 417 A FA1C 8DE7 418 A FA1E 86FC 419 A FA20 B71007 420 A 421 A FA23 8D75 422 A FA25 FF3C 423 A FA27 10031008 424 A 425 A FA2B 8D6D	T2 LDS BRA * SYNC2 LDX LDY BSET S12 DEY BNE BCLR RTS * T21 LDAA STAA BSR LDAA STAA * BSR FCB FDB * BRA	#\$F7 T21 #\$1000 #\$0D PORTB-\$1000,X,#\$08 \$12 PORTB-\$1000,X,#\$08 #\$C0 PORTB SYNC2 #\$FC DDRC PORTST2 \$FF,\$3C PORTC,PORTD PORTST2	SYNC PULSE OF 98 E CLOCKS CONFIG PORTB TO DRIVE GATES CONFIGURE PORTC AS O/P
402 A 403 A FA00 404 A FA00 8E00F7 405 A FA03 2012 406 A 407 A FA05 CE1000 408 A FA08 18CE000D 409 A FA0C 1C0408 410 A FA0F 1809 411 A FA11 26FC 412 A FA13 1D0408 413 A FA16 39 414 A 415 A FA17 86C0 416 A FA19 B71004 417 A FA1C 8DE7 418 A FA1E 86FC 419 A FA20 B71007 420 A 421 A FA23 8D75 422 A FA25 FF3C 423 A FA27 10031008 424 A 425 A FA2B 8D6D 426 A FA2D AA3C	T2 LDS BRA * SYNC2 LDX LDY BSET S12 DEY BNE BCLR RTS * T21 LDAA STAA BSR LDAA STAA * BSR FCB FDB *	#\$F7 T21 #\$1000 #\$0D PORTB-\$1000,X,#\$08 \$12 PORTB-\$1000,X,#\$08 #\$C0 PORTB SYNC2 #\$FC DDRC PORTST2 \$FF,\$3C PORTC,PORTD PORTST2 \$AA,\$3C	SYNC PULSE OF 98 E CLOCKS CONFIG PORTB TO DRIVE GATES CONFIGURE PORTC AS O/P CHECK FOR \$FF
402 A 403 A FA00 404 A FA00 8E00F7 405 A FA03 2012 406 A 407 A FA05 CE1000 408 A FA08 18CE000D 409 A FA0C 1C0408 410 A FA0F 1809 411 A FA11 26FC 412 A FA13 1D0408 413 A FA16 39 414 A 415 A FA17 86C0 416 A FA19 B71004 417 A FA1C 8DE7 418 A FA1E 86FC 419 A FA20 B71007 420 A 421 A FA23 8D75 422 A FA25 FF3C 423 A FA27 10031008 424 A 425 A FA2B 8D6D 426 A FA2D AA3C 427 A FA2F 10031008	T2 LDS BRA * SYNC2 LDX LDY BSET S12 DEY BNE BCLR RTS * T21 LDAA STAA BSR LDAA STAA * BSR FCB FDB * BRA	#\$F7 T21 #\$1000 #\$0D PORTB-\$1000,X,#\$08 \$12 PORTB-\$1000,X,#\$08 #\$C0 PORTB SYNC2 #\$FC DDRC PORTST2 \$FF,\$3C PORTC,PORTD PORTST2	SYNC PULSE OF 98 E CLOCKS CONFIG PORTB TO DRIVE GATES CONFIGURE PORTC AS O/P CHECK FOR \$FF
402 A 403 A FA00 404 A FA00 8E00F7 405 A FA03 2012 406 A 407 A FA05 CE1000 408 A FA08 18CE000D 409 A FA0C 1C0408 410 A FA0F 1809 411 A FA11 26FC 412 A FA13 1D0408 413 A FA16 39 414 A 415 A FA17 86C0 416 A FA19 B71004 417 A FA1C 8DE7 418 A FA1E 86FC 419 A FA20 B71007 420 A 421 A FA23 8D75 422 A FA25 FF3C 423 A FA27 10031008 424 A 425 A FA2B 8D6D 426 A FA2D AA3C	T2 LDS BRA * SYNC2 LDX LDY BSET S12 DEY BNE BCLR RTS * T21 LDAA STAA BSR LDAA STAA * BSR FCB FDB *	#\$P7 T21 #\$1000 #\$0D PORTB-\$1000, X, #\$08 \$12 PORTB-\$1000, X, #\$08 #\$C0 PORTB \$YNC2 #\$FC DDRC PORTST2 \$FF, \$3C PORTC, PORTD PORTST2 \$AA, \$3C PORTC, PORTD	SYNC PULSE OF 98 E CLOCKS CONFIG PORTB TO DRIVE GATES CONFIGURE PORTC AS O/P CHECK FOR \$FF CHECK FOR \$AA
402 A 403 A FA00 404 A FA00 8E00F7 405 A FA03 2012 406 A 407 A FA05 CE1000 408 A FA08 18CE000D 409 A FA0C 1C0408 410 A FA0F 1809 411 A FA11 26FC 412 A FA13 1D0408 413 A FA16 39 414 A 415 A FA17 86C0 416 A FA19 B71004 417 A FA1C 8DE7 418 A FA1E 86FC 419 A FA20 B71007 420 A 421 A FA23 8D75 422 A FA25 FF3C 423 A FA27 10031008 424 A 425 A FA2B 8D6D 426 A FA2D AA3C 427 A FA2F 10031008 428 A	T2 LDS BRA * SYNC2 LDX LDY BSET S12 DEY BNE BCLR RTS * T21 LDAA STAA BSR LDAA STAA * BSR FCB FDB *	#\$F7 T21 #\$1000 #\$0D PORTB-\$1000,X,#\$08 \$12 PORTB-\$1000,X,#\$08 #\$C0 PORTB SYNC2 #\$FC DDRC PORTST2 \$FF,\$3C PORTC,PORTD PORTST2 \$AA,\$3C	SYNC PULSE OF 98 E CLOCKS CONFIG PORTB TO DRIVE GATES CONFIGURE PORTC AS O/P CHECK FOR \$FF
402 A 403 A FA00 404 A FA00 8E00F7 405 A FA03 2012 406 A 407 A FA05 CE1000 408 A FA08 18CE000D 409 A FA0C 1C0408 410 A FA0F 1809 411 A FA11 26FC 412 A FA13 1D0408 413 A FA16 39 414 A 415 A FA17 86C0 416 A FA19 B71004 417 A FA1C 8DE7 418 A FA1E 86FC 419 A FA20 B71007 420 A 421 A FA23 8D75 422 A FA25 FF3C 423 A FA27 10031008 424 A 425 A FA2B 8D6D 426 A FA2D AA3C 427 A FA2B 10031008 428 A 429 A FA33 8D65 430 A FA35 553C 431 A FA37 10031008	T2 LDS BRA * SYNC2 LDX LDY BSET S12 DEY BNE BCLR RTS * T21 LDAA STAA BSR LDAA STAA * BSR FCB FDB * BSR FCB FDB * BSR FCB FDB * BSR	#\$F7 T21 #\$1000 #\$0D PORTB-\$1000, X, #\$08 \$12 PORTB-\$1000, X, #\$08 #\$C0 PORTB \$YNC2 #\$FC DDRC PORTST2 \$FF, \$3C PORTC, PORTD PORTST2 \$AA, \$3C PORTC, PORTD PORTST2	SYNC PULSE OF 98 E CLOCKS CONFIG PORTB TO DRIVE GATES CONFIGURE PORTC AS O/P CHECK FOR \$FF CHECK FOR \$AA
402 A 403 A FA00 404 A FA00 8E00F7 405 A FA03 2012 406 A 407 A FA05 CE1000 408 A FA08 18CE000D 409 A FA0C 1C0408 410 A FA0F 1809 411 A FA11 26FC 412 A FA13 1D0408 413 A FA16 39 414 A 415 A FA17 86C0 416 A FA19 B71004 417 A FA1C 8DE7 418 A FA1E 86FC 419 A FA20 B71007 420 A 421 A FA27 10031008 424 A 425 A FA2B 8D6D 426 A FA2D AA3C 427 A FA2F 10031008 428 A 429 A FA33 8D65 430 A FA35 553C 431 A FA37 10031008	T2 LDS BRA * SYNC2 LDX LDY BSET \$12 DEY BNE BCLR RTS * T21 LDAA STAA BSR LDAA STAA * BSR FCB FDB * BSR FCB FDB * BSR FCB FDB *	#\$P7 T21 #\$1000 #\$0D PORTB-\$1000,X,#\$08 \$12 PORTB-\$1000,X,#\$08 #\$C0 PORTB SYNC2 #\$FC DDRC PORTST2 \$FF,\$3C PORTC,PORTD PORTST2 \$AA,\$3C PORTC,PORTD PORTST2 \$AA,\$3C PORTC,PORTD	SYNC PULSE OF 98 E CLOCKS CONFIG PORTB TO DRIVE GATES CONFIGURE PORTC AS O/P CHECK FOR \$FF CHECK FOR \$AA CHECK FOR \$55
402 A 403 A FA00 404 A FA00 8E00F7 405 A FA03 2012 406 A 407 A FA05 CE1000 408 A FA08 18CE000D 409 A FA0C 1C0408 410 A FA0F 1809 411 A FA11 26FC 412 A FA13 1D0408 413 A FA16 39 414 A 415 A FA17 86C0 416 A FA19 B71004 417 A FA1C 8DE7 418 A FA1E 86FC 419 A FA20 B71007 420 A 421 A FA25 FF3C 422 A FA25 FF3C 423 A FA27 10031008 424 A 425 A FA28 8D6D 426 A FA2D AA3C 427 A FA2F 10031008 428 A 429 A FA33 8D65 430 A FA35 553C 431 A FA37 10031008 432 A 433 A FA3B 8D5D	T2 LDS BRA * SYNC2 LDX LDY BSET \$12 DEY BNE BCLR RTS * T21 LDAA STAA BSR LDAA STAA * BSR FCB FDB * BSR FCB FDB * BSR FCB FDB * BSR FCB FDB * BSR FCB FDB	#\$F7 T21 #\$1000 #\$0D PORTB-\$1000,X,#\$08 \$12 PORTB-\$1000,X,#\$08 #\$C0 PORTB SYNC2 #\$FC DDRC PORTST2 \$FF,\$3C PORTC,PORTD PORTST2 \$AA,\$3C PORTC,PORTD PORTST2 \$AD,\$3C PORTC,PORTD PORTST2 PORTC,PORTD PORTST2 PORTC,PORTD PORTST2 PORTC,PORTD	SYNC PULSE OF 98 E CLOCKS CONFIG PORTB TO DRIVE GATES CONFIGURE PORTC AS O/P CHECK FOR \$FF CHECK FOR \$AA
402 A 403 A FA00 404 A FA00 8E00F7 405 A FA03 2012 406 A 407 A FA05 CE1000 408 A FA08 18CE000D 409 A FA0C 1C0408 410 A FA0F 1809 411 A FA11 26FC 412 A FA13 1D0408 413 A FA16 39 414 A 415 A FA17 86C0 416 A FA19 B71004 417 A FA1C 8DE7 418 A FA1E 86FC 419 A FA20 B71007 420 A 421 A FA27 10031008 424 A 425 A FA2B 8D6D 426 A FA2D AA3C 427 A FA2F 10031008 428 A 429 A FA33 8D65 430 A FA35 553C 431 A FA37 10031008	T2 LDS BRA * SYNC2 LDX LDY BSET S12 BNE BCLR RTS * T21 LDAA STAA BSR LDAA STAA * BSR FCB FDB * BSR FCB FDB * BSR FCB FDB * BSR FCB FDB * BSR FCB FDB * BSR FCB FDB	#\$F7 T21 #\$1000 #\$0D PORTB-\$1000, X, #\$08 \$12 PORTB-\$1000, X, #\$08 #\$C0 PORTB SYNC2 #\$FC DDRC PORTST2 \$FF, \$3C PORTC, PORTD PORTST2 \$AA, \$3C PORTC, PORTD PORTST2 \$55, \$3C PORTC, PORTD PORTST2 \$55, \$3C PORTC, PORTD	SYNC PULSE OF 98 E CLOCKS CONFIG PORTB TO DRIVE GATES CONFIGURE PORTC AS O/P CHECK FOR \$FF CHECK FOR \$AA CHECK FOR \$55
402 A 403 A FA00 404 A FA00 8E00F7 405 A FA03 2012 406 A 407 A FA05 CE1000 408 A FA08 18CE000D 409 A FA0C 1C0408 410 A FA0F 1809 411 A FA11 26FC 412 A FA13 1D0408 413 A FA16 39 414 A 415 A FA17 86C0 416 A FA19 B71004 417 A FA1C 8DE7 418 A FA1E 86FC 419 A FA20 B71007 420 A 421 A FA25 FF3C 423 A FA27 10031008 424 A 425 A FA28 8D6D 426 A FA2D AA3C 427 A FA2F 10031008 428 A 429 A FA33 8D65 430 A FA35 553C 431 A FA37 10031008 432 A 433 A FA3B 8D5D 434 A FA3D 003C	T2 LDS BRA * SYNC2 LDX LDY BSET \$12 DEY BNE BCLR RTS * T21 LDAA STAA BSR LDAA STAA * BSR FCB FDB * BSR FCB FDB * BSR FCB FDB * BSR FCB FDB * BSR FCB FDB	#\$F7 T21 #\$1000 #\$0D PORTB-\$1000,X,#\$08 \$12 PORTB-\$1000,X,#\$08 #\$C0 PORTB SYNC2 #\$FC DDRC PORTST2 \$FF,\$3C PORTC,PORTD PORTST2 \$AA,\$3C PORTC,PORTD PORTST2 \$AD,\$3C PORTC,PORTD PORTST2 PORTC,PORTD PORTST2 PORTC,PORTD PORTST2 PORTC,PORTD	SYNC PULSE OF 98 E CLOCKS CONFIG PORTB TO DRIVE GATES CONFIGURE PORTC AS O/P CHECK FOR \$FF CHECK FOR \$AA CHECK FOR \$55

```
437 A
                                TEST PORTC O/P TO PORTA I/P IN DIGITAL MODE
438 A
439 A
440 A
441 A
                            FORMAT.
442 A
                                BSR
                                          PORTST
443 Á
                                FCB
                                          DATA, MASK
444 A
                                FDB
                                          O/P PORT, I/P PORT
445 A
                                                                                     446 A FA43 8D55
                                           PORTST2
                                                                  CHECK FOR SFF
                                 RCR
447 A FA45 FF84
                                 FCB
                                           $FF,$84
448 A FA47 10031000
                                 FDB
                                           PORTC, PORTA
449 A
                                           PORTST2
                                                                  CHECK FOR $AA
450 A FA4B 8D4D
                                 BSR
                                 FCB
451 A FA4D AA84
                                           $AA,$84
452 A FA4F 10031000
                                 FDB
                                           PORTC, PORTA
453 A
454 A FA53 8D45
                                 BSR
                                           PORTST2
                                                                  CHECK FOR $55
455 A FA55 5584
                                 FCB
                                           $55,$84
456 A FA57 10031000
                                 FDB
                                           PORTC, PORTA
457 A
458 A FA5B 8D3D
                                 BSR
                                           PORTST2
                                                                  CHECK FOR $00
459 A FA5D 0084
                                 FCB
                                           $00.$84
460 A FA5F 10031000
                                           PORTC, PORTA
                                 FDB
461 A
462 A FA63 7F1007
                                 CLR
                                           DDRC
463 A
464 A
465 A
                                 FINALLY
466 A
                                 THIS ROUTINE RETURNS THE PASS/FAIL STATUS TO THE MASTER
467 A
468 A
469 A FA66 18FE1000
                      FINAL2
                                 L'DA.
                                           $1000
470 A FA6A 7F102C
                                 CLR
                                           SCCR1
471 A FA6D 8630
                                 LDAA
                                           #$30
472 A FA6F B7102B
                                 STAA
                                           BAUD
473 A FA72 181C2D08
                                 BSET
                                           SCCR2-$1000,Y,#$08
                                                                  ENABLE TRANSMITTER
474 A FA76 B6102E
                                 LDAA
                                           SCSR
                                                                  CLEAR FLAGS
475 A FA79 96F9
                                 LDAA
                                           PASFLG
476 A FA7B B7102F
                                 STAA
                                           SCDR
                                                                  PASS/FAIL BYTE IN TRANSMITTER
477 A FA7E 181F2E80FB
                                           SCSR-$1000,Y,#$80,*
                                 BRCLR
478 A FA83 B7102F
                                 STAA
                                           SCDR
479 A
480 A FA86 8150
                                           #$50
                                 CMPA
                                 BNE
481 A FA88 268D
                                           Ť21
                                                                  LOOP IF YOU FAILED FOR DEBUG
482 A
483 A
484 A
485 A FA8A 86C0
                                 LDAA
                                           #$C0
                                                                  ALL LEDS OFF
486 A FASC C6C7
                                 LDAB
                                           #$C7
                                                                  ALL LEDS ON
487 A FASE F71004
                                           PORTB
                                 STAB
488 A FA91 8D2F
                                 BSR
                                           DELAY2
489 A FA93 B71004
                                 STAA
                                           PORTB
490 A FA96 8D2A
                                 BSR
                                           DELAY2
491 A FA98 20CC
                                 BRA
                                           FINAL2
492 A
493 A
494 A
                                SUBROUTINES
495 A
496 A
497 A
                                SUBROUTINE PORTST
498 A
499 A FA9A 38
                       PORTST2
                                 PULX
500 A FA9B A600
                                 LDAA
                                           $0,X
                                                                  LOAD ACC A WITH O/P DATA
501 A FA9D 1AEE02
                                                                  CONFIGURE O/P PORT
                                 LDY
                                           $2.X
502 A FAA0 18A700
                                 STAA
                                           $0,Y
503 A FAA3 1AEE04
                                 LDY
                                           $4,X
                                                                  SET-UP I/P PORT ADDRESS
504 A FAA6 18A800
                                 EORA
                                           $0,Y
                                                                  COMPARE O/P AND I/P
505 A FAA9 A401
                                 ANDA
                                           $1.X
                                                                  MASK OUT DONT CARES
506 A FAAB 2713
                                                                  EXIT IF PASS
                                 BEQ
                                           A12
507 A
508 A
                                 IF FAILED THEN....
509 A
510 A FAAD 8646
                                 LDAA
                                           #$46
                                                                  ASCII 'F'
511 A FAAF 97F9
                                 STAA
                                           PASFLG
```

512 A FAB1 DF	FB	1	STX	TEMP1	
513 A FAB3 CE	1000	,	LDX	#\$1000	
514 A FAB6 10	0408		BSET	PORTB-\$1000,X,#\$08	FAIL PULSE OF 11 E CLOCKS
515 A FAB9 01			NOP	, , , , ,	
516 A FABA 01			NOP		
517 A FABB 1D	0408		BCLR	PORTB-\$1000, X, #\$08	
518 A FABE DE	FB		LDX	TEMP1	
519 A	*	•		•	
520 A FACO 6E	06 A	.12	JMP	\$6,X	CONTINUE MAIN PROGRAM
521 A	*	•			
522 A	*	*******	*******	*******	**************
523 A	*				4
524 A	*	,	SUBROUTINE	E DELAY	
525 A	*	•		•	
526 A FAC2 18	CE0001 D	ELAY2	LDY	#\$0001	SETS THE FLASH RATE
527 A FAC6 CE	FFFF D	002	LDX	#\$FFFF	A Comment of the Comm
528 A FAC9 09	D	12	DEX		
529 A FACA 26	FD		BNE	D12	
530 A FACC 18	109		DEY		
531 A FACE 26	F6		BNE	D02	
532 A FADO 39	ı		RTS		
533 A	*	•			
534 A	*	*****	******	********	************
535 A FAD1			INCL	T3.SA	
536 A	*	******	******	*******	***********
537 A	*	T3a	TEST PORTI	D O/P TO PORTC I/P IN 1	DIGITAL MODE
538 A	*	******	******	********	***********
539 A	*	•			
540 A	*	FORM	AT:		
541 A	*	·	BSR I	PORTST	
542 A	*	· I	FCB I	DATA, MASK	
543 A	*	·	FDB (D/P PORT, I/P PORT	
544 A	*	•		AND THE PROPERTY OF THE PROPER	
	BF8		ORG	\$FBF8	
546 A FBF8 03			FCB	\$03,\$50,\$00,\$00,\$00,\$	00,\$00,\$00RESERVED BYTES
	10000				
547 A	*	•			•
	300		ORG	\$FB00	•
549 A FB00 8E		.3	LDS	#\$F7	PLACE STACK BELOW VECTORS AND RMB
550 A FB03 20)12		BRA	T31 · ·	
551 A	*	·			
552 A FB05 CF		SYNC3	LDX	#\$1000	
553 A FB08 18			LDY	#\$0D	
554 A FB0C 10			BSET	PORTB-\$1000,X,#\$08	SYNC PULSE OF 98 E CLOCKS
555 A FB0F 18		313	DEY		•
556 A FB11 26 557 A FB13 11			BNE	S13	•
558 A FB16 39			BCLR RTS	PORTB-\$1000, X, #\$08	•
559 A	*	.000	KIS		
560 A FB17 86		31	LDAA	#\$C0	
561 A FB19 B7		.51	STAA	PORTB	CONFICURE DODGED GO DRIVE COME
562 A FB1C 8D			BSR	SYNC3	CONFIGURE PORTB TO DRIVE GATES
563 A FB1E 86			LDAA	#\$04	•
564 A FB20 B7	2007 A		STAA	SPCR	CONFIGURE PORTD IN CMOS MODE
565 A FB23 86	655 "6555"	<i>i</i> .	LDAA	#\$FF	CONFIGURE FORID IN CHOS MODE
566 A FB25 B7		r	STAA	DDRD	CONFIGURE PORTD AS O/P
567 A	*				CONTIONE TONIE NO CYT
568 A FB28 8D	7A		BSR	PORTST3	CHECK FOR \$FF.
569 A FB2A FF			FCB	\$FF,\$3C	The second secon
570 A FB2C 10			FDB	PORTD, PORTC	
571 A	*			,	•
572 A FB30 8D	72		BSR	PORTST3	CHECK FOR \$AA
573 A FB32 AA	3C		FCB	\$AA,\$3C	
574 A FB34 10	081003		FDB	PORTD, PORTC	
575 A	*				
576 A FB38 8D	6A		BSR	PORTST3	CHECK FOR \$55
577 A FB3A 55	3C		FCB	\$55,\$3C	
578 A FB3C 10	081003		FDB	PORTD, PORTC	
579 A	*				
580 A FB40 8D	62		BSR	PORTST3	CHECK FOR \$00
581 A FB42 00			FCB	\$00,\$3C	
582 A FB44 10	081003		FDB	PORTD, PORTC	
583 A	*				
584 A FB48 7F	1009		CLR	DDRD	
585 A	*				the state of the s

```
586 A
587 A
                                 TEST PORTA O/P TO PORTC I/P IN DIGITAL MODE
588 A
589 A
590 A
                            FORMAT:
591 A
                                BSR
                                           PORTST
592 A
                                FCB
                                           DATA, MASK
593 A
                                FDB
                                           O/P PORT, I/P PORT
594 A
                                                                                      595 A FB4B 86E0
                                 LDAA
                                            #$E0
596 A FB4D B71004
                                 STAA
                                            PORTB
597 A FB50 8688
                                 LDAA
                                            #$88
598 A FB52 B71026
                                 STAA
                                            PACTL
599 A
600 A FB55 8D4D
                                 BSR
                                            PORTST3
                                                                  CHECK FOR $FF
601 A FB57 FFF8
                                 FCB
                                            $FF, $F8
602 A FB59 10001003
                                 FDB
                                            PORTA, PORTC
603 A
604 A FB5D 8D45
                                 BSR
                                            PORTST3
                                                                  CHECK FOR SAA
605 A FB5F AAF8
                                 FCB
                                            $AA.$F8
606 A FB61 10001003
                                 FDB
                                            PORTA, PORTC
607 A
608 A FB65 8D3D
                                 BSR
                                            PORTST3
                                                                  CHECK FOR $55
609 A FB67 55F8
                                 FCB
                                            $55,$F8
610 A FB69 10001003
                                 FDB
                                            PORTA, PORTO
611 A
612 A FB6D 8D35
                                 BSR
                                            PORTST3
                                                                  CHECK FOR $00
613 A FB6F 00F8
                                 FCB
                                            $00,$F8
614 A FB71 10001003
                                 FDB
                                            PORTA, PORTC
615 A
616 A FB75 7F1026
                                 CLR
                                            PACTL
617 A
618 A
619 A
                                 FINALLY
620 A
                                 THIS ROUTINE RETURNS THE PASS/FAIL STATUS TO THE MASTER
621 A
622 A
623 A FB78 18FE1000
                       FINAL3
                                 LDY
                                            $1000
624 A FB7C 7F102C
                                 CLR
                                            SCCR1
625 A FB7F 8630
                                 LDAA
                                            #$30
626 A FB81 B7102B
                                 STAA
                                            BAUD
627 A FB84 181C2D08
                                 BSET
                                            SCCR2-$1000,Y,#$08
                                                                  ENABLE TRANSMITTER
628 A FB88 B6102E
                                 T.DAA
                                            SCSR
                                                                  CLEAR FLAGS
629 A FB8B 96F9
                                 LDAA
                                           PASFLG
630 A FB8D B7102F
                                 STAA
                                           SCDR
                                                                  PASS/FAIL BYTE IN TRANSMITTER
631 A
632 A FB90 8150
                                 CMPA
                                           #$50
633 A FB92 2683
                                 BNE
                                                                  LOOP IF YOU FAILED FOR DEBUG
634 A
635 A
636 A
637 A FB94 86C0
                                 LDAA
                                           #$C0
                                                                  ALL LEDS OFF
638 A FB96 C6C7
                                 LDAB
                                           #$C7
                                                                  ALL LEDS ON
639 A FB98 F71004
                                 STAB
                                           PORTB
640 A FB9B 8D2F
                                 BSR
                                           DELAY3
641 A FB9D B71004
                                 STAA
                                           PORTB
642 A FBAO 8D2A
                                 BSR
                                           DELAY3
643 A FBA2 20D4
                                 BRA
                                           FINAL3
644 A
645 A
646 A
                                SUBROUTINES
647 A
648 A
649 A
                                SUBROUTINE PORTST
650 A
651 A FBA4 38
                       PORTST3
                                 PULX
652 A FBA5 A600
                                 LDAA
                                           $0,X
                                                                  LOAD ACC A WITH O/P DATA
653 A FBA7 1AEE02
                                 LDY
                                           $2,X
                                                                  CONFIGURE O/P PORT
654 A FBAA 18A700
                                 STAA
                                           $0,Y
655 A FBAD 1AEE04
                                 LDY
                                           $4,X
                                                                  SET-UP I/P PORT ADDRESS
656 A FBB0 18A800
                                 EORA
                                           $0,Y
                                                                  COMPARE O/P AND I/P
657 A FBB3 A401
                                 ANDA
                                           $1,X
                                                                  MASK OUT DONT CARES
658 A FBB5 2713
                                 BEQ
                                           A14
                                                                  EXIT IF PASS
659 A
```

```
IF FAILED THEN....
660 A
661 A
                                                                   ASCII 'F'
662 A FBB7 8646
                                 LDAA
                                            #$46
                                           PASFLG
                                 STAA
663 A FBB9 97F9
                                 STX
                                            TEMP1
664 A FBBB DFFB
                                 LDX
                                            #$1000
665 A FBBD CE1000
                                                                   FAIL PULSE OF 11 E CLOCKS
666 A FBC0 1C0408
                                 BSET
                                            PORTB-$1000, X, #$08
                                 NOP
667 A FBC3 01
                                 NOP
668 A FBC4 01
669 A FBC5 1D0408
                                 BCLR
                                            PORTB-$1000, X, #$08
                                                                                           LDX
                                            TEMP1
670 A FBC8 DEFB
671 A
                                                                   CONTINUE MAIN PROGRAM
672 A FBCA 6E06
                       A14
                                 JMP
                                            $6,X
673 A
674 A
675 A
676 A
                                 SUBROUTINE DELAY
677 A
                                            #$0001
                                                                   SETS THE FLASH RATE
678 A FBCC 18CE0001
                       DELAY3
                                 LDY
                       D03
                                 LDX
                                            #$FFFF
679 A FBD0 CEFFFF
                                 DEX
680 A FBD3 09
                       D13
                                            D13
681 A FBD4 26FD
                                 BNE
682 A FBD6 1809
                                 DEY
683 A FBD8 26F6
                                 BNE
                                            D03
684 A FBDA 39
                                 RTS
685 A
686 A
687 A FBDB
                                 INCL
688 A
689 A
                       * T4
                              TEST A/D DRIVEN FROM PORT B
690 A
691 A
                                                                            2%+2BIT ACCURACY
           0000
                       ZMIN
                                            $00
692 A
                                 EQU
693 A
            0008
                       ZMAX
                                  EQU
                                            $08
            OOFF
                       FSMAX
                                  EQU
                                            $FF
694 A
                                            $F8
695 A
            00F8
                       FSMIN
                                  EQU
            00CA
                       HIMAX
                                  EQU
                                            $CA
696 A
697 A
                       HIMIN
                                 EQU
                                            SB9
            00B9
698 A
            0048
                       LOMAX
                                  EQU
                                            $48
                                                                   25%
                       LOMIN
699 A
            0037
                                  EQU
                                            $37
700 A
701 A
                            FORMAT:
                                           ADTST
                                 BSR
702- A
                                           O/P DATA, CHANNELS, MINVAL, MAXVAL
703 A
                                 FCB
704 A
705 A
            FCF8
                                  ORG
                                            SFCF8
706 A FCF8 0450000000
                                  FCB
                                            $04,$50,$00,$00,$00,$00,$00RESERVED BYTES
            000000
707 A
708 A
            FC00
                                  ORG
                                            $FC00
                                            #$F7
709 A FC00 8E00F7
                                  LDS
                                                                   PLACE STACK BELOW VECTORS AND RMB
710 A FC03 8690
                                  LDAA
                                            #$90
711 A FC05 B71039
                                  STAA
                                            OPTION
                                                                   TURN A/D ON
712 A
                                  BSR
713 A FC08 8D69
                                            ADTST
714 A FC0A 00100008
                                  FCB
                                            $00,$10,ZMIN,ZMAX
715 A
716 A FC0E 8D63
                                  BSR
                                            ADTST
717 A FC10 00140008
                                            $00,$14,ZMIN,ZMAX
                                  FCB
718 A
719 A FC14 8D5D
                                  BSR
                                            ADTST
720 A FC16 FF10F8FF
                                             $FF,$10,FSMIN,FSMAX
                                  FCB
721 A
722 A FC1A 8D57
                                  BSR
                                            ADTST
723 A FC1C FF14F8FF
                                             $FF,$14,FSMIN,FSMAX
                                  FCB
724 A
725 A FC20 8D51
                                  BSR
                                            ADTST
726 A FC22 OF10B9CA
                                  FCB
                                            $0F,$10,HIMIN,HIMAX
727 A
728 A FC26 8D4B
                                  BSR
                                            ADTST
 729 A FC28 0F143748
                                             $0F, $14, LOMIN, LOMAX
                                  FCB
730 A
 731 A FC2C 8D45
                                  BSR
                                             $F0,$10,LOMIN,LOMAX
732 A FC2E F0103748
                                  FCB
733 A
```

				•
734 A FC32 8D3F		BSR	ADTST	
735 A FC34 F014B9CA		FCB	\$F0,\$14,HIMIN,HIMAX	
736 A		FCB	\$PU,\$14, HIMIN, HIMAX	
737 A	*****	******	********	**********
738 A	*	FINALLY		
739 A	*			
740 A	*	THIS ROLL	TINE RETURNS THE PAGE	FAIL STATUS TO THE MASTER
741 A	·	11110 1100	TIME RETORNS THE PASSA	TAIL STATOS TO THE MASTER
742 A FC38 18FE1000	FINAL4	LDY	\$1000	-
743 A FC3C 7F102C		CLR	SCCR1	
744 A FC3F 8630		LDAA	#\$30	
745 A FC41 B7102B		STAA	BAUD	
746 A FC44 181C2D08		BSET		THAT IT I DO MONT DOWN
			SCCR2-\$1000,Y,#\$08	ENABLE TRANSMITTER
747 A FC48 B6102E		LDAA	SCSR	CLEAR FLAGS
748 A FC4B 96F9		LDAA	PASFLG	
749 A FC4D B7102F		STAA	SCDR	PASS/FAIL BYTE IN TRANSMITTER
750 A	*		* *	
751 A FC50 8150		CMPA	#\$50	
			•	
752 A FC52 26AC		BNE	T4	LOOP IF YOU FAILED FOR DEBUG
753 A	*			
754 A	*****	*****	******	***********
755 A	*	•		
756 A FC54 86C0		T D3 3	11 4000	
		LDAA	#\$C0	ALL LEDS OFF
757 A FC56 C6C7		LDAB	#\$C7	ALL LEDS ON
758 A FC58 F71004		STAB	PORTB	
759 A FC5B 8D07		BSR	DELAY4	
760 A FC5D B71004				
		STAA	PORTB	
761 A FC60 8D02		BSR	DELAY4	
762 A FC62 20D4		BRA	FINAL4	
763 A	*			
764 A	******	******	******	******
765 A	*	OLIDDOLIDAN	20	
	•	SUBROUTIN		
766 A	*****	******	********	***********
767 A	*		A.	
768 A	*	SUBROUTI	JE DELAY	
769 A	*	2021100111	L DEBAT	
				•
770 A FC64 18CE0001	DELAY4	LDY	#\$0001	SETS THE FLASH RATE
771 A FC68 CEFFFF	D04	LDX	#\$FFFF	
772 A FC6B 09	D14	DEX		
773 A FC6C 26FD		BNE	D14	
774 A FC6E 1809			DIA	
		DEY		
775 A FC70 26F6		BNE	D04	
776 A FC72 39		RTS		
777 A	*	. 1		•
778 A	******	******	*******	* * * * * * * * * * * * * * * * * * *
779 A				
	•		•	
780 A	*	SUBROUTINE	ADTST	
781 A	*	£ 45		
782 A FC73 38	ADTST	PULX		FIND INDEX FOR VARIABLES
783 A FC74 A600		LDAA	\$0,X	
784 A FC76 B71004	and the second	200		LOAD DRIVE DATA IN PORT B
		STAA	PORTB	
785 A FC79 18CE0010		LDY	#\$10	PAUSE FOR VOLTAGE STABALISATION
786 A FC7D 1809	ADP	DEY	•	
787 A FC7F 26FC 🦯 🌯	0 .	BNE	ADP	
788 A	*		-	
789 A FC81 A601	**** · .	TDAA	ded to	
100 H LCOT WOOT		LDAA	\$1,X	CONFIG ADCTL FOR CHANNEL SELECT
790 A FC83 B71030		STAA	ADCTL	
791 A FC86 A602		LDAA	\$2,X	LOAD ACC A WITH MIN LIMIT
792 A FC88 E603		LDAB	\$3,X	
793 A FC8A 18CE1031				LOAD ACC B WITH MAX LIMIT
2000 Bis. "400 con 100"		LDY	#ADR1	LOAD Y REG WITH FIRST RESULT REG ADDRESS
794 A FC8E 3C		PSHX		
795 A FC8F CE1000		LDX	#\$1000	
796 A FC92 1F3080FC				
797 A		BRCLR	ADCTI-\$1000 X #\$80 *	WATE EOR COMP COMPLETE
	*	BRCLR	ADCTL-\$1000,X,#\$80,*	WAIT FOR CONV. COMPLETE
100	*		-	
798 A FC96 18A100	* ADO	CMPA	ADCTL-\$1000,X,#\$80,*	WAIT FOR CONV. COMPLETE COMPARE RESULT WITH MIN AND MAX
100			-	COMPARE RESULT WITH MIN AND MAX
798 A FC96 18A100		CMPA	\$0,Y AD1	
798 A FC96 18A100 799 A FC99 2304 800 A FC9B 8646		CMPA BLS LDAA	\$0,Y AD1 #\$46	COMPARE RESULT WITH MIN AND MAX BRANCH IF MIN(ACCA) < RESULT
798 A FC96 18A100 799 A FC99 2304 800 A FC9B 8646 801 A FC9D 97F9	ADO	CMPA BLS LDAA STAA	\$0,Y AD1 #\$46 PASFLG	COMPARE RESULT WITH MIN AND MAX
798 A FC96 18A100 799 A FC99 2304 800 A FC9B 8646 801 A FC9D 97F9 802 A FC9F 18E100		CMPA BLS LDAA STAA CMPB	\$0,Y AD1 #\$46 PASFLG \$0,Y	COMPARE RESULT WITH MIN AND MAX BRANCH IF MIN(ACCA) < RESULT 'F' IN PASFLG IF FAILED
798 A FC96 18A100 799 A FC99 2304 800 A FC9B 8646 801 A FC9D 97F9 802 A FC9F 18E100 803 A FCA2 2404	ADO	CMPA BLS LDAA STAA CMPB BHS	\$0,Y AD1 #\$46 PASFLG \$0,Y AD2	COMPARE RESULT WITH MIN AND MAX BRANCH IF MIN(ACCA) < RESULT
798 A FC96 18A100 799 A FC99 2304 800 A FC9B 8646 801 A FC9D 97F9 802 A FC9F 18E100 803 A FCA2 2404 804 A FCA4 8646	ADO	CMPA BLS LDAA STAA CMPB	\$0,Y AD1 #\$46 PASFLG \$0,Y	COMPARE RESULT WITH MIN AND MAX BRANCH IF MIN(ACCA) < RESULT 'F' IN PASFLG IF FAILED
798 A FC96 18A100 799 A FC99 2304 800 A FC9B 8646 801 A FC9D 97F9 802 A FC9F 18E100 803 A FCA2 2404	ADO	CMPA BLS LDAA STAA CMPB BHS LDAA	\$0,Y AD1 #\$46 PASFLG \$0,Y AD2 #\$46	COMPARE RESULT WITH MIN AND MAX BRANCH IF MIN(ACCA) < RESULT 'F' IN PASFLG IF FAILED BRANCH IF MAX(ACCB) > RESULT
798 A FC96 18A100 799 A FC99 2304 800 A FC9B 8646 801 A FC9D 97F9 802 A FC9F 18E100 803 A FCA2 2404 804 A FCA4 8646 805 A FCA6 97F9	AD1	CMPA BLS LDAA STAA CMPB BHS LDAA STAA	\$0,Y ADI #\$46 PASFLG \$0,Y AD2 #\$46 PASFLG	COMPARE RESULT WITH MIN AND MAX BRANCH IF MIN(ACCA) < RESULT 'F' IN PASFLG IF FAILED BRANCH IF MAX(ACCB) > RESULT 'F' IN PASFLG IF FAILED
798 A FC96 18A100 799 A FC99 2304 800 A FC9B 8646 801 A FC9B 18E100 803 A FCA2 2404 804 A FCA4 8646 805 A FCA6 97F9 806 A FCA8 188C1034	ADO	CMPA BLS LDAA STAA CMPB BHS LDAA STAA CTAA	\$0,Y AD1 #\$46 PASFLG \$0,Y AD2 #\$46 PASFLG #ADR4	COMPARE RESULT WITH MIN AND MAX BRANCH IF MIN(ACCA) < RESULT 'F' IN PASFLG IF FAILED BRANCH IF MAX(ACCB) > RESULT
798 A FC96 18A100 799 A FC99 2304 800 A FC9B 8646 801 A FC9D 97F9 802 A FC9F 18E100 803 A FCA2 2404 804 A FCA4 8646 805 A FCA6 97F9 806 A FCA8 188C1034 807 A FCAC 2704	AD1	CMPA BLS LDAA STAA CMPB BHS LDAA STAA CPY BEQ	\$0,Y ADI #\$46 PASFLG \$0,Y AD2 #\$46 PASFLG	COMPARE RESULT WITH MIN AND MAX BRANCH IF MIN(ACCA) < RESULT 'F' IN PASFLG IF FAILED BRANCH IF MAX(ACCB) > RESULT 'F' IN PASFLG IF FAILED
798 A FC96 18A100 799 A FC99 2304 800 A FC9B 8646 801 A FC9B 18E100 803 A FCA2 2404 804 A FCA4 8646 805 A FCA6 97F9 806 A FCA8 188C1034	AD1	CMPA BLS LDAA STAA CMPB BHS LDAA STAA CTAA	\$0,Y AD1 #\$46 PASFLG \$0,Y AD2 #\$46 PASFLG #ADR4	COMPARE RESULT WITH MIN AND MAX BRANCH IF MIN(ACCA) < RESULT 'F' IN PASFLG IF FAILED BRANCH IF MAX(ACCB) > RESULT 'F' IN PASFLG IF FAILED

```
ADO
809 A FCB0 20E4
                                 BRA
810 A FCB2 38
                      AD3
                                 PULX
811 A FCB3 6E04
                                 JMP
                                           $4,X
                                                                  CONTINUE MAIN PROGRAM
812 A
813 A
                                           T5.SA
814 A FCB5
                                 INCL
815 A
                       * T5
                                 TEST IRQ, XIRQ
816 A
817 A
                            THIS TEST IS PERFORMED BY CLEARING ALL PENDING INTERRUPTS
818 A
                                                                                           AND THEN PULLING THE APPROPRIATE PORT B PIN LOW TO GENERATE
819 A
                            THE INTERRUPT. IF THE INTERRUPT OCCURS CORRECTLY THE
820 A
                            PROGRAM WILL JUMP OVER THE INSTRUCTION WHICH FORCES A FAIL.
821 A
822 A
                                 ORG
                                            $B8
823 A
           00B8
824 P 00B8 0001
                       TSTNUM5
                                 RMB
                                           1
                       PASFLG5
                                 RMR
825 P 00B9 0001
                                           1
826 P 00BA 0001
                       IRQVAL
                                 RMB
                                           1
827 P 00BB 0001
                       IROBAD
                                 RMB
                                           1
828 P 00BC 0001
                       XIRVAL
                                 RMB
829 P 00BD 0001
                       XTRBAD
                                 RMB
                                            1
830 P 00BE 0001
                       TEMP15
                                 RMB
                                            1
831 A
832 A
           FD00
                                 ORG
                                            SFD00
                                                                  PLACE STACK BELOW VECTORS AND RMB
833 A FD00 8E00B7
                                 LDS
                                            #$B7
                       Т5
834 A FD03 86C0
                                 LDAA
                                            #$C0
835 A FD05 B71004
                                 STAA
                                            PORTB
                                                                  HOLD IRQ/XIRQ HIGH
836 A FD08 8D70
                                            DELAY5
                                 BSR
837 A
838 A
                                 IRQ TEST
839 A
                                            #$1000
840 A FD0A CE1000
                                 CLR PENDING INTERRUPTS BY EXECUTING DUMMY INTERRUPT AFTER
841 A
                                 THE CLI AND CHECKING THE IRQVAL FLAG IN THE IRQ ROUTINE
842 A
                                                                   CLEAR THE MASK
843 A FDOD OE
                                 CLI
                                                                   ENABLE VALID INTERRUPTS
844 A FDOE 14BAFF
                                 BSET
                                            IROVAL, #SFF
                                  BRCLR
                                            IRQBAD, #$FF, I1
                                                                   CHECK FOR IRQ STUCK LOW
845 A FD11 13BBFF02
                                 BSR
                                            FAIL5
                                                                   FORCES A FAIL IF IRQ IS LOW
846 A FD15 8D4F
                                            PORTB-$1000, X, #$80
847 A FD17 1D0480
                       I1
                                 BCLR
                                                                   GENERATE VALID INT (PB7)
848 A FD1A 01
                                 NOP
                                                                   WAIT FOR IT !
                                            IRQBAD, #$FF, 12
849 A FD1B 12BBFF02
                                 BRSET
                                                                   JUMP THIS IF INTERRUPT OCCURS
850 A FD1F 8D45
                                  BSR
                                            FAILS
                       12
                                  NOP
851 A FD21 01
852 A
853 A
                                  XIRQ TEST
854 A
855 A FD22 07
                                                                   CHANGE THE X BIT IN THE CC TO
856 A FD23 84BF
                                  ANDA
                                            #$BF
                                                                   ENABLE XIRQ INTERRUPTS.
857 A FD25 06
                                  TAP
858 A
                                  CLR PENDING INTERRUPTS
859 A FD26 14BCFF
                                  BSET
                                            XIRVAL, #$FF
                                                                   ENABLE VALID INTERRUPT
860 A FD29 13BDFF02
                                  BRCLR
                                            XIRBAD, #$FF, XI1
                                                                   CHECK IF XIRO IS STUCK LOW
861 A FD2D 8D37
                                  BSR
                                            FAIL5
                                                                   FORCE A FAIL IF LOW
                                                                   GENERATE VALID XIRQ (PB6)
862 A FD2F 1D0440
                                  BCLR
                                            PORTB-$1000, X, #$40
863 A FD32 01
                                  NOP
                                                                   WAIT FOR IT !
 864 A FD33 12BDFF02
                                  BRSET
                                            XIRBAD, #$FF, XI2
865 A FD37 8D2D
                                                                   SKIP THIS IF XIRO OCCURS
                                  BSR
                                            FATLS
 866 A FD39 01
                       XI2
                                  NOP
 867 A
868 A
 869 A
 870 A
                                  FINALLY
 871 A
 872 A
                                  THIS ROUTINE RETURNS THE PASS/FAIL STATUS TO THE MASTER
 873 A
 874 A FD3A 18FE1000
                       FINAL5
                                  LDY
                                            $1000
 875 A FD3E 7F102C
                                            SCCR1
                                  CLR
 876 A FD41 8630
                                  LDAA
                                            #$30
 877 A FD43 B7102B
                                  STAA
                                            BAUD
878 A FD46 181C2D08
                                            SCCR2-$1000,Y,#$08
                                                                   ENABLE TRANSMITTER
                                  BSET
 879 A FD4A.B6102E
                                  LDAA
                                            SCSR
                                                                   CLEAR FLAGS
 880 A FD4D 96B9
                                            PASFIGS
                                  LDAA
881 A FD4F B7102F
                                  STAA
                                                                   PASS/FAIL BYTE IN TRANSMITTER
882 A
```

```
883 A FD52 8150
                                  CMPA
                                            #$50
884 A FD54 26E4
                                  BNE
                                            FINAL5
                                                                   LOOP IF YOU FAILED
885 A
886 A
887 A
888 A FD56 86C0
                                  LDAA
                                            #$C0
                                                                   ALL LEDS OFF
889 A FD58 C6C7
                                  LDAB
                                            #$C7
                                                                   ALL LEDS ON
890 A FD5A F71004
                       P05
                                  STAB
                                            PORTB
891 A FD5D 8D1B
                                  BSR
                                            DELAY5
                                                                                              892 A FD5F B71004
                                  STAA
                                            PORTB
893 A FD62 8D16
                                  BSR
                                            DELAY5
894 A FD64 20D4
                                  BRA
                                            FINAL5
895 A
896 A
897 A
                                 SUBROUTINES
898 A
899 A
900 A
                                 SUBROUTINE FAIL
901 A
902 A FD66 8646
                       FAIL5
                                 LDAA
                                            #$46
903 A FD68 97B9
                                 STAA
                                            PASFLG5
                                                                   LOAD 'F' IN PASFLG
904 A FD6A DFBE
                                 STX
                                            TEMP15
905 A FD6C CE1000
                                 LDX
                                            #$1000
906 A FD6F 1C0408
                                 BSET
                                            PORTB-$1000, X, #$08
                                                                   FAIL PULSE OF 11 E CLOCKS
907 A FD72 01
                                 NOP
908 A FD73 01
                                 NOP
909 A FD74 1D0408
                                 BCLR
                                            PORTB-$1000, X, #$08
910 A FD77 DEBE
                                  LDX
                                            TEMP15
911 A FD79 39
                                 RTS
912 A
913 A
914 A
915 A
                                 SUBROUTINE DELAY
916 A
917 A FD7A 18CE0001
                       DELAYS
                                 LDY
                                            #$0001
                                                                        THE FLASH RATE
918 A FD7E CEFFFF
                       D05
                                 LDX
                                            #$FFFF
919 A FD81 09
                       D15
                                 DEX
920 A FD82 26FD
                                 BNE
                                            D15
921 A FD84 1809
                                 DEY
922 A FD86 26F6
                                 BNE
                                            D05
923 A FD88 39
                                 RTS
924 A
925 A
926 A
                             INTERUPT ROUTINES
927 A
928 A
                                  IRQ ROUTINE
929 A
930 A
931 A FD89 12BAFF04
                                 BRSET
                       IRQ
                                            IROVAL, #SFF, IR1
                                                                  CHECK IF INT IS VALID
932 A FD8D 14BAFF
                                 BSET
                                            IRQVAL, #$FF
                                                                   SET FLAG SO NEXT INT IS VALID
933 A FD90 3B
                                 RTI
934 A FD91 1C0480
                                 BSET
                                            PORTB-$1000, X, #$80
                                                                  SET PORTB7 HIGH AGAIN
935 A FD94 14BBFF
                                 BSET
                                            IRQBAD, #$FF
936 A FD97 1830
                                 TSY
                                                                   LOAD STACK POINTER INTO Y
937 A FD99 181C0010
                                 BSET
                                            $0,Y,#$10
                                                                  SET INT MASK WHILE STILL ON..
938 A FD9D 3B
                                 RTI
                                                                   .. THE STACK AND RETURN.
939 A
940 A
941 A
942 A
                                 XIRQ ROUTINE
943 A
944 A FD9E 12BCFF04
                       XIRO
                                 BRSET
                                            XIRVAL, #$FF, XIR1
                                                                  CHECK IF INT IS VALID
945 A FDA2 14BCFF
                                 BSET
                                            XIRVAL, #$FF
                                                                  SET FLAG SO NEXT INT IS VALID
946 A FDA5 3B
                                 RTT
947 A FDA6 1C0440
                      XIR1
                                 BSET
                                            PORTB-$1000, X, #$40
                                                                  SET PB6 HIGH AGAIN
948 A FDA9 14BDFF
                                 BSET
                                            XIRBAD, #SFF
949 A FDAC 3B
                                 RTI
950 A
951 A
952 A
953 A
           FDB8
                                 ORG
                                            SFDB8
954 A FDB8 0550000000
                                 FCB
                                           $05,$50,$00,$00,$00,$00,$00,$00RESERVED BYTES
           000000
955 A
956 A
           FDC4
                                 ORG
                                           $FDC4
```

```
JMP
                                           $0000
                                                                  SCT
957 A FDC4 7E0000
                                 JMP
                                           $0000
                                                                  SPI
958 A FDC7 7E0000
                                                                  PULSE ACC I/P
959 A FDCA 7E0000
                                 JMP
                                           $0000
                                           $0000
                                                                  PULSE ACC OVFL
960 A FDCD 7E0000
                                 JMP
                                                                  TIMER OVFL
                                            $0000
961 A FDD0 7E0000
                                 JMP
                                                                  O/P COMP 5
                                 JMP
                                           $0000
962 A FDD3 7E0000
                                                                  O/P COMP 4
                                            $0000
                                 JMP
963 A FDD6 7E0000
                                                                  O/P COMP 3
964 A FDD9 7E0000
                                 JMP
                                            $0000
                                            $0000
                                                                  O/P COMP 2
965 A FDDC 7E0000
                                 JMP
                                                                  O/P COMP 1
                                            $0000
                                                                                                   966 A FDDF 7E0000
                                 JMP
                                                                   I/P CAPT 3
                                 JMP
                                            $0000
967 A FDE2 7E0000
                                                                   I/P CAPT 2
                                 JMP
                                            $0000
968 A FDE5 7E0000
                                                                   I/P CAPT 1
                                            $0000
969 A FDE8 7E0000
                                 JMP
                                                                   REAL TIM INT
                                            $0000
970 A FDEB 7E0000
                                 JMP
                                            IRQ-$FD00
                                                                   IRQ
                                 JMP
971 A FDEE 7E0089
                                                                   XTRO
972 A FDF1 7E009E
                                 JMP
                                            XIRQ-$FD00
973 A FDF4 7E0000
                                            $0000
                                                                   SWI
                                 JMP
                                                                   ILLEGAL OPCODE
                                 TMP
                                            $0000
974 A FDF7 7E0000
                                 JMP
                                            $0000
                                                                   COP
975 A FDFA 7E0000
                                                                   CLOCK MONITOR
                                            $0000
                                 JMP
976 A FDFD 7E0000
977 A
978 A
979 A FE00
                                  INCL
                                            T6.SA
980 A
                                TEST EEPROM
981 A
                       * T6
                             *********
982 A
                           THIS TEST PROGRAMS THE 512 BYTES OF INTERNAL EEPROM AND
983 A
                           CHECKS FOR ERASURE ($FF), CHECKERBOARD AND $00. THE PROGRAMMING
984 A
                           TIME IS SET BY SUBROUTINE 'EEDEL' TO 10MS SO EACH PROGRAMMING
985 A
                           CYCLE OF 512 BYTES TAKES APPROX 5 SECONDS (15 SEC TOTAL).
986 A
987 A
                                FORMAT:
988 A
989 A
                                BSR
                                           EEPROG
                                                                      DATA FOR FIRST 32 BYTES
                                FCB
                                           $XX,$YY
990 A
                                                                      DATA FOR NEXT 32 BYTES
991 A
992 A
                       TSTNUM6
                                  EQU
                                            $FA
993 A
            OOFA
                                            ŚFB
                       PASFLG6
994 A
            00FB
                                  EOU
 995 A
            OOFC
                        TEMP6
                                  EQU
                                            $FC
                        TEMP16
                                            $FD
996 A
            OOFD
                                  EOU
 997 A
            OOFE
                       DUMMY 6
                                  EQU
                                            SFE
 998 A.
            OOFF
                        COUNT6
                                  EQU
                                             $PI
999 A
1000 A
            FEFA
                                  ORG
                                             $FEFA
1001 A FEFA 0600000000
                                             $06,$00,$00,$00,$00,$00RESERVED BYTES
                                  FCB.
            00
1002 A
                                  ORG
                                            SEEGO
1003 A
            FE00
1004 A FE00 8E00F9
                        Т6
                                  LDS
                                             #$F9
                                                                   PLACE STACK BELOW VECTORS AND RMB
                                            BPROT
1005 A FE03 7F1035
                                  CLR
1006 A FE06 8650
                                  LDAA
                                             #$50
                                            PASFLG6
                                                                   INITIALISE PASS FLAG
1007 A FE08 97FB
                                  STAA
                                             #$C0
1008 A FE0A 86C0
                                  LDAA
                                             PORTB
                                                                   BLANK LED'S
1009 A FEOC B71004
                                  STAA
1010 A
                                                                    BULK ERASE THE EEPROM
1011 A FEOF 8D2C
                                  BSR
                                            BULKE
1012 A FE11 8D6C
                                                                    PROGRAM WITH CHECKERBOARD
                                  BSR
                                            EEPROG
1013 A FE13 AA55
                                  FCB
                                             $AA,$55
1014 A
1015 A FE15 8D26
1016 A FE17 8D66
                                                                    BULK ERASE
                                            BULKE
                                  BSR
                                             EEPROG
                                                                    INVERSE CHECKERBOARD
                                  BSR
                                             $55,$AA
1017 A FE19 55AA
                                  FCB
1018 A
1019 A FE1B 8D20
                                  BSR
                                             BULKE
                                                                    BULK ERASE
1020 A FE1D 8D60
                                  BSR
                                             EEPROG
                                                                    PROGRAM ALL ZERO'S
                                             $00,$00
1021 A FE1F 0000
                                  FCB
1022 A
                                             BULKE
                                                                    ERASE AGAIN BEFORE FINISHED
1023 A FE21 8D1A
                                  BSR
1024 A
```

```
1025 A
1026 A
                                  FINALLY
1027 A
1028 A
                                  THIS ROUTINE RETURNS THE PASS/FAIL STATUS TO THE MASTER
1029 A
1030 A FE23 18FE1000
                        FINAL6
                                             $1000
1031 A FE27 7F102C
                                  CLR
                                             SCCR1
1032 A FE2A 8630
                                   LDAA
                                             #$30
                                                               ******
1033 A FE2C B7102B
                                   STAA
                                             BAUD
1034 A FE2F 181C2D08
                                  BSET
                                             SCCR2-$1000,Y,#$08
1035 A FE33 B6102E
                                  LDAA
                                             SCSR
1036 A FE36 96FB
                                  LDAA
                                             PASFLG6
1037 A FE38 B7102F
                                  STAA
                                             SCDR
1038 A FE3B 20E6
                                  BRA
                                             FINAL6
1039 A
1040 A
1041 A
                                 SUBROUTINES
1042 A
1043 A
1044 A
                                 SUBROUTINE BULK ERASE
1045 A
1046 A FE3D 18CE0006
                        BULKE
                                  LDY
                                             #$0006
1047 A FE41 18FF103A
                                  STY
                                             PPROG-1
1048 A FE45 7FB600
                                  CLR
                                            EEPROM
1049 A FE48 18CE0007
                                  LDY
                                             #$0007
1050 A FE4C 18FF103A
                                  STY
                                             PPROG-1
1051 A FE50 8D18
                                  BSR
                                            EEDEL
1052 A
1053 A FE52 18CE0006
                                  LDY
                                             #$0006
1054 A FE56 18FF103A
                                  STY
                                             PPROG-1
1055 A FE5A 7F103B
                                  CLR
                                             PPROG
1056 A
1057 A FE5D CEB600
                        VERFE
                                  LDX
                                             #EEPROM
1058 A FE60 86FF
                                  LDAA
                                             #$FF
1059 A FE62 8D78
                        V1
                                  BSR
                                            EEV
1060 A FE64 8CB800
                                  CPX
                                             #EETOP
1061 A FE67 26F9
                                  BNE
                                             V1
1062 A FE69 39
                                  RTS
1063 A
1064 A
1065 A
1066 A
                                 SUBROUTINE EEPROM PROGRAM DELAY
1067 A
1068 A FE6A 18CE0B29
                        EEDEL
                                  LDY
                                            #$0B29
                                                                   10MS PROGRAMMING DELAY
1069 A FE6E 1809
                        EED1
                                  DEY
1070 A FE70 26FC
                                  BNE
                                            EED1
1071 A FE72 18CE1000
                                  LDY
                                            #$1000
1072 A FE76 181C0401
                                  BSET
                                            PORTB-$1000, Y, #$01
1073 A FE7A 181D0401
                                  BOLE
                                            PORTB-$1000, Y, #$01
1074 A FE7E 39
                                  RTS
1075 A
1076 A
1077 A
1078 A
                                 SUBROUTINE EEPROM PROG/VERF
1079 A
1080 A FE7F 38®
                        EEPROG
                                  PULX
1081 A FE80 A600
                                  LDAA
                                            $0.X
1082 A FE82 E601
                                  LDAB
                                            $1.X
1083 A FE84 08
                                  INX
1084 A FE85 08
1085 A FE86 3C
                                  INX
                                  PSHX
1086 A FE87 7F103B
                                  CLR
                                            PPROG
1087 A FE8A CEB600
                                  LDX
                                            #EEPROM
1088 A FE8D 18CE0002
                                  LDY
                                            #$0002
1089 A FE91 18FF103A
                                  STY
                                            PPROG-1
1090 A
1091 A FE95 8D23
                       EE1
                                  BSR
                                            EEP
                                                                   PROG FIRST 32 BYTES
1092 A FE97 97FD
                                  STAA
                                            TEMP16
1093 A FE99 17
                                  TBA
1094 A FE9A 8D1E
                                  BSR
                                            EEP
                                                                   PROG NEXT 32 BYTES
1095 A FE9C 16
                                  TAB
1096 A FE9D 96FD
                                  LDAA
                                            TEMP16
1097 A
1098 A FE9F 8CB800
                                  CPX
                                            #EETOP
1099 A FEA2 26F1
                                  BNE
                                            EE1
                                                                   REPEAT FOR ALL 256 BYTES
```

```
1100 A FEA4 7F103B
                                  CLR
                                            PPROG
1101 A
                                                                   VERIFY DATA IS CORRECT
                                            #EEPROM
1102 A FEA7 CEB600
                       FEVERE
                                  T.DX
1103 A
                                                                   VERIFY FIRST 32 BYTES
                       EE3
                                  BSR
                                            EEV
1104 A FEAA 8D30
1105 A FEAC 97FD
                                  STAA
                                            TEMP16
                                  TBA
1106 A FEAE 17
                                                                   VERIFY NEXT 32 BYTES
                                  BSR
                                            EEV
1107 A FEAF 8D2B
                                                                      .A
1108 A FEB1 16
                                  TAB
                                            TEMP16
1109 A FEB2 96FD
                                  LDAA
1110 A
                                  CPX
                                             #EETOP
1111 A FEB4 8CB800
                                            EE3
                                                                   REPEAT FOR ALL 256 BYTES
1112 A FEB7 26F1
                                  BNE
                                  RTS
1113 A FEB9 39
1114 A
1115 A
1116 A
                                 SUBROUTINE EEPROM PROGRAM
1117 A
1118 A
                                                                   PROG 32 BYTES FROM ACCA
                                             #$20
                                  T-DY
1119 A FEBA 18CE0020
                        EEP
1120 A FEBE 18DFFE
                                  STY
                                            COUNT6-1
1121 A FEC1 A700
                        EE2
                                  STAA
                                             $0,X
1122 A FEC3 18CE0003
                                  LDY
                                             #$0003
                                  STY
                                             PPROG-1
1123 A FEC7 18FF103A
                                             EEDEL
                                  BSR
1124 A FECB 8D9D
1125 A
                                             #$0002
                                  LDY
1126 A FECD 18CE0002
1127 A FED1 18FF103A
                                  STY
                                             PPROG-1
                                  INX
1128 A FED5 08
                                             COUNT
1129 A FED6 7A00FF
                                  DEC
1130 A FED9 26E6
                                  BNE
                                  RTS
1131 A FEDB 39
1132 A
1133 A
1134 A
                                  SUBROUTINE EEPROM VERIF
1135 A
1136 A
1137 A FEDC 18CE0020
                        EEV
                                  LDY
                                             #$20
                                                                    VERIFY 32 BYTES
                                             $0,X
 1138 A FEE0 A100
                        EEV1
                                   CMPA
1139 A FEE2 2704
                                   BEQ
                                             EEV2 🦪
 1140 A FEE4 8646
                                   LDAA
                                             #$46
 1141 A FEE6 97FB
                                   STAA
                                             PASFLG6
                                   INX
                        EEV2
 1142 A FEE8 08
 1143 A FEE9 1809
                                   DEY
 1144 A FEEB 26F3
                                   BNE
 1145 A FEED 39
                                   RTS
 1146 A
 1147 A
 1148 A
                                   INCL
 1149 A FEEE
1150 A
 1151 A
                                   TEST STRA
                                             - PORTCL I/P STROBE
 1152 A
 1153 A
                                   PORTC IS CONFIGURED AS AN I/P EXCEPT FOR PORTC6 WHICH IS
 1154 A
                                   USED TO DRIVE THE STRA I/P. ONLY BITS 2-5 ARE CARED.
 1155 A
 1156 A
 1157 A
                              FORMAT:
                                             PORTST
 1158 A
                                   RSR
 1159 A
                                   FCB
                                             DATA, MASK
 1160 A
                                   FDB
                                             O/P PORT, I/P PORT
 1161 A
 1162 A
                                   ORG
                                             $B8
 1163 A
            '00B8
 1164 P 00B8 0001
                         TSTNUM7
                                   RMB
                                             1
                                   RMB
                                             1
 1165 P 00B9 0001
                         PASFLG7
 1166 P 00BA 0.001
                         TEMP7
                                   RMB
                                             1
 1167 P 00BB 0001
                         TEMP17
                                             1
                                   RMB
 1168 A
 1169 A
             FFB8
                                   ORG
 1170 A FFB8 0750000000
                                   FCB
                                             $07,$50,$00,$00,$00,$00,$000,$00RESERVED BYTES
             000000
 1171 A
```

1172 A	FF00		ORG	\$FF00	
1173 A FF0		т7	LDS	#\$B7	PLACE STACK BELOW VECTORS AND RMB
1174 A FF0			BSR		THACE STACK BELOW VECTORS AND KMB
1175 A	3 6000	*	лод	DELAY7	
	5	• .			
1176 A FF0			CLR	PORTD	
1177 A FF0			LDAA	#\$04	CONFIGURE PORTD IN CMOS MODE
1178 A FF0	A B71028		STAA	SPCR	
1179 A FF0	D 8640	•	LDAA	#\$40	CONFIG PORTC6 ONLY AS O/P
1180 A FF0	F B71007		STAA	DDRC	
1181 A FF1			LDAA	#\$FF	CONETC PORME AC O D
					CONFIG PORTD AS O/P
1182 A FF1	4 8/1009	1	STAA	DDRD	
1183 A		*			
1184 A FF1	7 8D68		BSR	PORTST7	CHECK FOR \$00
1185 A FF1	9 403C		FCB	\$40,\$3C	
1186 A FF1	B 10031005		FDB	PORTC, PORTCL	
1187 A FF1			CLR	PORTC	A STATE OF THE STA
1188 A FF2					
			LDAA	#\$FF	
1189 A FF2	4 B71008		STAA	PORTD	
1190 A		*			
1191 A FF2	7 8D58		BSR	PORTST7	CHECK FOR \$FF
1192 A FF2	FF3C		FCB	\$FF,\$3C	
1193 A FF2	B 10031005		FDB	PORTC, PORTCL	
1194 A FF2			CLR	PORTC	
1195 A FF3					
	2 /11008		CLR	PORTD	
1196 A		*			
1197 A FF3	5 8D4A		BSR	PORTST7	CHECK FOR \$00
1198 A FF3	7 403C		FCB	\$40,\$3C	
1199 A FF3	9 10031005		FDB	PORTC, PORTCL	
1200 A FF3			CLR	· ·	
				PORTC	
1201 A FF4			CLR	DDRC	
1202 A FF4	3 7F1009		CLR	DDRD	
1203 A		*			
1204 A		*			
1205 A		*****	*****	******	***********
1206 A		*	FINALLY	**************************************	
1207 A			LIMMIDI		
		•			>
1208 A					
		*	THIS ROUT	INE RETURNS THE PASS/F	AIL STATUS TO THE MASTER
1209 A		*	THIS ROUT	INE RETURNS THE PASS/F	AIL STATUS TO THE MASTER
	5 18FE1000	* * FINAL7	THIS ROUT	INE RETURNS THE PASS/F	AIL STATUS TO THE MASTER
1209 A		* * FINAL7		\$1000	AIL STATUS TO THE MASTER
1209 A 1210 A FF4 1211 A FF4	7F102C	* * FINAL7	LDY CLR	\$1000 SCCR1	AIL STATUS TO THE MASTER
1209 A 1210 A FF4 1211 A FF4 1212 A FF4	A 7F102C 0 8630	* * FINAL7	LDY CLR LDAA	\$1000 SCCR1 #\$30	AIL STATUS TO THE MASTER
1209 A 1210 A FF4 1211 A FF4 1212 A FF4 1213 A FF4	A 7F102C 0 8630 F B7102B	* * FINAL7	LDY CLR LDAA STAA	\$1000 SCCR1 #\$30 BAUD	
1209 A 1210 A FF4 1211 A FF4 1212 A FF4 1213 A FF4 1214 A FF5	A 7F102C 0 8630 F B7102B 2 181C2D08	* * FINAL7	LDY CLR LDAA STAA BSET	\$1000 SCCR1 #\$30 BAUD SCCR2-\$1000,Y,#\$08	ENABLE TRANSMITTER
1209 A 1210 A FF4 1211 A FF4 1212 A FF4 1213 A FF4 1214 A FF5 1215 A FF5	A 7F102C D 8630 F B7102B D 181C2D08 D B6102E	* FINAL7	LDY CLR LDAA STAA BSET LDAA	\$1000 SCCR1 #\$30 BAUD SCCR2-\$1000,Y,#\$08 SCSR	
1209 A 1210 A FF4 1211 A FF4 1212 A FF4 1213 A FF4 1214 A FF5 1215 A FF5 1216 A FF5	A 7F102C 0 8630 F B7102B 2 181C2D08 5 B6102E 9 96B9	* FINAL7	LDY CLR LDAA STAA BSET LDAA LDAA	\$1000 SCCR1 #\$30 BAUD SCCR2-\$1000,Y,#\$08	ENABLE TRANSMITTER
1209 A 1210 A FF4 1211 A FF4 1212 A FF4 1213 A FF4 1214 A FF5 1215 A FF5	A 7F102C 0 8630 F B7102B 2 181C2D08 5 B6102E 9 96B9	* FINAL7	LDY CLR LDAA STAA BSET LDAA	\$1000 SCCR1 #\$30 BAUD SCCR2-\$1000,Y,#\$08 SCSR	ENABLE TRANSMITTER
1209 A 1210 A FF4 1211 A FF4 1212 A FF4 1213 A FF4 1214 A FF5 1215 A FF5 1216 A FF5	A 7F102C 0 8630 F B7102B 2 181C2D08 5 B6102E 9 96B9	* FINAL7	LDY CLR LDAA STAA BSET LDAA LDAA	\$1000 SCCR1 #\$30 BAUD SCCR2-\$1000,Y,#\$08 SCSR PASFLG7	ENABLE TRANSMITTER CLEAR FLAGS
1209 A 1210 A FF4 1211 A FF4 1212 A FF4 1213 A FF4 1214 A FF5 1215 A FF5 1216 A FF5 1217 A FF5 1218 A	A 7F102C 0 8630 F B7102B 2 181C2D08 5 B6102E 9 96B9 3 B7102F	* FINAL7	LDY CLR LDAA STAA BSET LDAA LDAA STAA	\$1000 SCCR1 #\$30 BAUD SCCR2-\$1000,Y,#\$08 SCSR PASFLG7 SCDR	ENABLE TRANSMITTER CLEAR FLAGS
1209 A 1210 A FF4 1211 A FF4 1212 A FF4 1213 A FF5 1214 A FF5 1216 A FF5 1217 A FF5 1218 A 1219 A FF5	A 7F102C 0 8630 F B7102B 0 181C2D08 0 181C2D08 0 96B9 0 96B9 0 B7102F	* FINAL7	LDY CLR LDAA STAA BSET LDAA LDAA STAA	\$1000 SCCR1 #\$30 BAUD SCCR2-\$1000,Y,#\$08 SCSR PASFLG7 SCDR	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER
1209 A 1210 A FF4 1211 A FF4 1212 A FF4 1213 A FF5 1214 A FF5 1216 A FF5 1217 A FF5 1218 A 1219 A FF5 1220 A FF6	A 7F102C 0 8630 F B7102B 0 181C2D08 0 181C2D08 0 96B9 0 96B9 0 B7102F	* FINAL7	LDY CLR LDAA STAA BSET LDAA LDAA STAA	\$1000 SCCR1 #\$30 BAUD SCCR2-\$1000,Y,#\$08 SCSR PASFLG7 SCDR	ENABLE TRANSMITTER CLEAR FLAGS
1209 A 1210 A FF4 1211 A FF4 1212 A FF4 1213 A FF4 1214 A FF5 1215 A FF5 1216 A FF5 1217 A FF5 1218 A 1219 A FF6 1220 A FF6 1221 A	A 7F102C 0 8630 F B7102B 0 181C2D08 0 181C2D08 0 96B9 0 96B9 0 B7102F	* FINAL7	LDY CLR LDAA STAA BSET LDAA LDAA STAA	\$1000 SCCR1 #\$30 BAUD SCCR2-\$1000,Y,#\$08 SCSR PASFLG7 SCDR #\$50	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER LOOP IF YOU FAILED FOR DEBUG
1209 A 1210 A FF4 1211 A FF4 1212 A FF4 1213 A FF4 1214 A FF5 1215 A FF5 1216 A FF5 1218 A 1219 A FF6 1220 A FF6 1221 A	A 7F102C 0 8630 F B7102B 0 181C2D08 0 181C2D08 0 96B9 0 96B9 0 B7102F	* FINAL7 * *	LDY CLR LDAA STAA BSET LDAA LDAA STAA	\$1000 SCCR1 #\$30 BAUD SCCR2-\$1000,Y,#\$08 SCSR PASFLG7 SCDR #\$50	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER
1209 A 1210 A FF4 1211 A FF4 1212 A FF4 1213 A FF4 1214 A FF5 1215 A FF5 1216 A FF5 1218 A 1219 A FF6 1220 A FF6 1221 A 1222 A 1223 A	A 7F102C 0 8630 F B7102B 2 181C2D08 6 B6102E 9 96B9 3 B7102F 5 8150 0 269E	* FINAL7 * * * * * * * * * * * * * * * * * *	LDY CLR LDAA STAA BSET LDAA LDAA STAA	\$1000 SCCR1 #\$30 BAUD SCCR2-\$1000,Y,#\$08 SCSR PASFLG7 SCDR #\$50	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER LOOP IF YOU FAILED FOR DEBUG
1209 A 1210 A FF4 1211 A FF4 1212 A FF4 1213 A FF5 1215 A FF5 1216 A FF5 1217 A FF5 1218 A 1219 A FF6 1221 A 1222 A 1223 A 1224 A FF6	A 7F102C 0 8630 F B7102B 2 181C2D08 6 B6102E 9 96B9 8 B7102F E 8150 0 269E	* FINAL7	LDY CLR LDAA STAA BSET LDAA LDAA STAA	\$1000 SCCR1 #\$30 BAUD SCCR2-\$1000,Y,#\$08 SCSR PASFLG7 SCDR #\$50	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER LOOP IF YOU FAILED FOR DEBUG
1209 A 1210 A FF4 1211 A FF4 1212 A FF4 1213 A FF4 1214 A FF5 1215 A FF5 1216 A FF5 1218 A 1219 A FF6 1220 A FF6 1221 A 1222 A 1223 A	A 7F102C 0 8630 F B7102B 2 181C2D08 6 B6102E 9 96B9 8 B7102F E 8150 0 269E	* FINAL7	LDY CLR LDAA STAA BSET LDAA LDAA STAA CMPA BNE	\$1000 SCCR1 #\$30 BAUD SCCR2-\$1000,Y,#\$08 SCSR PASFLG7 SCDR #\$50 T7	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER LOOP IF YOU FAILED FOR DEBUG ***********************************
1209 A 1210 A FF4 1211 A FF4. 1212 A FF4: 1213 A FF4: 1214 A FF5: 1215 A FF5: 1216 A FF5: 1217 A FF5: 1218 A 1219 A FF6: 1220 A FF6: 1221 A 1222 A 1223 A 1224 A FF6: 1225 A FF6:	A 7F102C 0 8630 F B7102B 2 181C2D08 6 B6102E 9 96B9 8 B7102F 2 8150 0 269E 2 86C0 4 C6C7	* FINAL7 * * * * * * * * * * * * *	LDY CLR LDAA STAA BSET LDAA LDAA STAA CMPA BNE LDAA LDAA LDAA LDAA LDAA LDAA LDAA LDA	\$1000 SCCR1 #\$30 SCCR2-\$1000,Y,#\$08 SCSR PASFLG7 SCDR #\$50 T7	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER LOOP IF YOU FAILED FOR DEBUG
1209 A 1210 A FF4 1211 A FF4. 1212 A FF4. 1213 A FF4. 1214 A FF5. 1215 A FF5. 1216 A FF5. 1217 A FF5. 1218 A 1219 A FF5. 1220 A FF6. 1221 A 1222 A 1222 A 1223 A 1224 A FF6. 1225 A FF6. 1226 A FF6.	A 7F102C 0 8630 F B7102B 2 181C2D08 6 B6102E 9 96B9 8 B7102F 2 8150 0 269E 2 86C0 4 C6C7 6 F71004	* * * * * * * * * * * * * * * * * * * *	LDY CLR LDAA STAA BSET LDAA LDAA STAA CMPA BNE LDAA LDAA LDAA LDAA LDAA LDAB STAB	\$1000 SCCR1 #\$30 BAUD SCCR2-\$1000,Y,#\$08 SCSR PASFLG7 SCDR #\$50 T7	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER LOOP IF YOU FAILED FOR DEBUG ***********************************
1209 A 1210 A FF4 1211 A FF4. 1212 A FF4: 1213 A FF4: 1214 A FF5: 1216 A FF5: 1217 A FF5: 1218 A 1219 A FF6: 1221 A 1222 A 1223 A 1223 A 1224 A FF6: 1226 A FF6: 1226 A FF6: 1227 A FF6:	A 7F102C 0 8630 F B7102B 2 181C2D08 6 B6102E 9 96B9 3 B7102F 2 8150 0 269E 2 86C0 4 C6C7 6 F71094 8 B007	* * * * * * * * * * * * * * * * * * * *	LDY CLR LDAA STAA BSET LDAA LDAA STAA CMPA BNE ***********************************	\$1000 SCCR1 #\$30 BAUD SCCR2-\$1000,Y,#\$08 SCSR PASFLG7 SCDR #\$50 T7 **********************************	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER LOOP IF YOU FAILED FOR DEBUG ***********************************
1209 A 1210 A FF4 1211 A FF4 1212 A FF4 1213 A FF5 1215 A FF5 1216 A FF5 1217 A FF5 1218 A 1219 A FF6 1221 A 1222 A 1223 A 1224 A FF6 1225 A FF6 1226 A FF6 1226 A FF6 1227 A FF6 1228 A FF6 1228 A FF6	A 7F102C 0 8630 F B7102B 2 181C2D08 6 B6102E 0 96B9 3 B7102F 2 8150 0 269E 2 86C0 4 C6C7 6 F71004 0 8D07 8 B71004	* * * * * * * * * * * * * * * * * * * *	LDY CLR LDAA STAA BSET LDAA LDAA STAA CMPA BNE LDAA LDAA LDAB STAB BSR STAA	\$1000 SCCR1 #\$30 BAUD SCCR2-\$1000,Y,#\$08 SCSR PASFLG7 SCDR #\$50 T7	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER LOOP IF YOU FAILED FOR DEBUG ***********************************
1209 A 1210 A FF4 1211 A FF4 1212 A FF4 1213 A FF5 1214 A FF5 1215 A FF5 1217 A FF5 1218 A 1219 A FF6 1221 A 1222 A 1223 A 1224 A FF6 1225 A FF6 1226 A FF6 1227 A FF6 1227 A FF6 1228 A FF6 1228 A FF6 1229 A FF6 1229 A FF6	A 7F102C 0 8630 F B7102B 2 181C2D08 6 B6102E 9 96B9 3 B7102F 2 8150 0 269E 2 86C0 4 C6C7 6 F71004 9 8D07 8 B71004 8 B002	* * * * * * * * * * * * * * * * * * * *	LDY CLR LDAA STAA BSET LDAA LDAA STAA CMPA BNE ***********************************	\$1000 SCCR1 #\$30 BAUD SCCR2-\$1000,Y,#\$08 SCSR PASFLG7 SCDR #\$50 T7 **********************************	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER LOOP IF YOU FAILED FOR DEBUG ***********************************
1209 A 1210 A FF4 1211 A FF4 1212 A FF4 1213 A FF5 1215 A FF5 1216 A FF5 1217 A FF5 1218 A 1219 A FF6 1221 A 1222 A 1223 A 1224 A FF6 1225 A FF6 1226 A FF6 1226 A FF6 1227 A FF6 1228 A FF6 1228 A FF6	A 7F102C 0 8630 F B7102B 2 181C2D08 6 B6102E 9 96B9 3 B7102F 2 8150 0 269E 2 86C0 4 C6C7 6 F71004 9 8D07 8 B71004 8 B002	* * * * * * * * * * * * * * * * * * * *	LDY CLR LDAA STAA BSET LDAA LDAA STAA CMPA BNE LDAA LDAA LDAB STAB BSR STAA	\$1000 SCCR1 #\$30 BAUD SCCR2-\$1000,Y,#\$08 SCSR PASFLG7 SCDR #\$50 T7 **********************************	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER LOOP IF YOU FAILED FOR DEBUG ***********************************
1209 A 1210 A FF4 1211 A FF4 1212 A FF4 1213 A FF5 1214 A FF5 1215 A FF5 1217 A FF5 1218 A 1219 A FF6 1221 A 1222 A 1223 A 1224 A FF6 1225 A FF6 1226 A FF6 1227 A FF6 1227 A FF6 1228 A FF6 1228 A FF6 1229 A FF6 1229 A FF6	A 7F102C 0 8630 F B7102B 2 181C2D08 6 B6102E 9 96B9 3 B7102F 2 8150 0 269E 2 86C0 4 C6C7 6 F71004 9 8D07 8 B71004 8 B002	* * * * * * * * * * * * * * * * * * * *	LDY CLR LDAA STAA BSET LDAA LDAA STAA BNB LDAA LDAA LDAA LDAA LDAB STAB BSR STAA BSR	\$1000 SCCR1 #\$30 BAUD SCCR2-\$1000,Y,#\$08 SCSR PASFLG7 SCDR #\$50 T7 **********************************	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER LOOP IF YOU FAILED FOR DEBUG ***********************************
1209 A 1210 A FF4 1211 A FF4 1212 A FF4 1213 A FF5 1214 A FF5 1215 A FF5 1217 A FF5 1218 A 1219 A FF6 1221 A 1222 A 1223 A 1224 A FF6 1225 A FF6 1226 A FF6 1227 A FF6 1228 A FF6 1228 A FF6 1228 A FF6 1229 A FF6 1229 A FF6 1230 A FF6 1230 A FF6 1230 A FF6	A 7F102C 0 8630 F B7102B 2 181C2D08 6 B6102E 9 96B9 3 B7102F 2 8150 0 269E 2 86C0 4 C6C7 6 F71004 9 8D07 8 B71004 8 B002	* * * * * * * * * * * * * * * * * * *	LDY CLR LDAA STAA BSET LDAA LDAA STAA CMPA BNE LDAA LDAA LDAB STAB BSR STAA BSR BSR BRA	\$1000 SCCR1 #\$30 BAUD SCCR2-\$1000,Y,#\$08 SCSR PASFLG7 SCDR #\$50 T7 **********************************	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER LOOP IF YOU FAILED FOR DEBUG ***********************************
1209 A 1210 A FF4 1211 A FF4. 1212 A FF4. 1213 A FF4. 1214 A FF5. 1216 A FF5. 1217 A FF5. 1218 A 1219 A FF6. 1220 A FF6. 1221 A 1222 A 1223 A 1224 A FF6. 1225 A FF6. 1226 A FF6. 1227 A FF6. 1228 A FF6. 1228 A FF6. 1228 A FF6. 1230 A FF7. 1231 A 1232 A	A 7F102C 0 8630 F B7102B 2 181C2D08 6 B6102E 9 96B9 3 B7102F 2 8150 0 269E 2 86C0 4 C6C7 6 F71004 9 8D07 8 B71004 8 B002	* ******* * P07	LDY CLR LDAA STAA BSET LDAA LDAA STAA CMPA BNE LDAA LDAB STAB BSR STAB BSR STAB BSR STAB BSR STAB	\$1000 \$CCR1 \$\$30 \$AUD \$CCR2-\$1000,Y,\$\$08 \$CSR PASFLG7 \$CDR \$\$50 T7 **********************************	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER LOOP IF YOU FAILED FOR DEBUG ***********************************
1209 A 1210 A FF4 1211 A FF4. 1212 A FF4. 1213 A FF4. 1214 A FF5. 1215 A FF5. 1216 A FF5. 1218 A 1219 A FF6. 1221 A 1222 A 1222 A 1223 A 1224 A FF6. 1225 A FF6. 1226 A FF6. 1227 A FF6. 1228 A FF6. 1228 A FF6. 1229 A FF6. 1229 A FF6. 1230 A FF7. 1231 A 1232 A 1233 A	A 7F102C 0 8630 F B7102B 2 181C2D08 6 B6102E 9 96B9 3 B7102F 2 8150 0 269E 2 86C0 4 C6C7 6 F71004 9 8D07 8 B71004 8 B002	* ******* * ******** * *********	LDY CLR LDAA STAA BSET LDAA LDAA STAA CMPA BNE ***********************************	\$1000 SCCR1 \$\$30 BAUD SCCR2-\$1000,Y,#\$08 SCSR PASFLG7 SCDR \$\$50 T7 **********************************	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER LOOP IF YOU FAILED FOR DEBUG ***********************************
1209 A 1210 A FF4 1211 A FF4. 1212 A FF4. 1213 A FF4. 1214 A FF5. 1215 A FF5. 1216 A FF5. 1217 A FF5. 1218 A 1219 A FF6. 1221 A 1222 A 1222 A 1223 A 1224 A FF6. 1225 A FF6. 1226 A FF6. 1227 A FF6. 1228 A FF6. 1229 A FF6. 1229 A FF6. 1231 A 1232 A 1232 A 1233 A 1234 A	A 7F102C 0 8630 F B7102B 2 181C2D08 6 B6102E 9 96B9 3 B7102F 2 8150 0 269E 2 86C0 4 C6C7 6 F71004 9 8D07 8 B71004 8 B002	* ******* * ******** * *********	LDY CLR LDAA STAA BSET LDAA LDAA STAA CMPA BNE ***********************************	\$1000 SCCR1 \$\$30 BAUD SCCR2-\$1000,Y,#\$08 SCSR PASFLG7 SCDR \$\$50 T7 **********************************	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER LOOP IF YOU FAILED FOR DEBUG ***********************************
1209 A 1210 A FF4 1211 A FF4. 1212 A FF4! 1213 A FF4! 1214 A FF5: 1215 A FF5: 1216 A FF5: 1217 A FF5: 1218 A 1219 A FF6: 1220 A FF6: 1221 A 1222 A 1223 A 1224 A FF6: 1226 A FF6: 1226 A FF6: 1226 A FF6: 1227 A FF6: 1228 A FF6: 1228 A FF6: 1229 A FF6: 1230 A FF7: 1231 A 1232 A 1233 A 1234 A 1235 A	A 7F102C 0 8630 F B7102B 2 181C2D08 6 B6102E 9 96B9 3 B7102F 2 8150 0 269E 2 86C0 4 C6C7 6 F71004 9 8D07 8 B71004 8 B002	* ******* * ******** * *********	LDY CLR LDAA STAA BSET LDAA LDAA STAA CMPA BNE ***********************************	\$1000 SCCR1 #\$30 BAUD SCCR2-\$1000,Y,#\$08 SCSR PASFLG7 SCDR #\$50 T7 **********************************	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER LOOP IF YOU FAILED FOR DEBUG ***********************************
1209 A 1210 A FF4 1211 A FF4. 1212 A FF4' 1213 A FF5' 1215 A FF5. 1216 A FF5' 1217 A FF5' 1218 A 1219 A FF6' 1221 A 1222 A 1223 A 1224 A FF6' 1225 A FF6' 1226 A FF6' 1226 A FF6' 1227 A FF6' 1228 A FF6' 1228 A FF6' 1229 A FF6' 1229 A FF6' 1230 A FF7' 1231 A 1232 A 1234 A 1235 A 1236 A	A 7F102C 0 8630 F B7102B 2 181C2D08 6 B6102E 9 96B9 3 B7102F 2 8150 0 269E 2 86C0 4 C6C7 6 F71004 9 8D07 8 B71004 8 B002	* ******* * ******** * *********	LDY CLR LDAA STAA BSET LDAA LDAA STAA CMPA BNE ***********************************	\$1000 SCCR1 #\$30 BAUD SCCR2-\$1000,Y,#\$08 SCSR PASFLG7 SCDR #\$50 T7 **********************************	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER LOOP IF YOU FAILED FOR DEBUG ***********************************
1209 A 1210 A FF4 1211 A FF4. 1212 A FF4 1213 A FF4 1214 A FF5 1215 A FF5 1216 A FF5 1217 A FF5 1218 A 1219 A FF6 1221 A 1222 A 1223 A 1224 A FF6 1225 A FF6 1226 A FF6 1226 A FF6 1227 A FF6 1228 A FF6 1228 A FF6 1229 A FF6 1229 A FF6 1230 A FF7 1231 A 1232 A 1233 A 1234 A 1235 A 1236 A 1237 A	A 7F102C 0 8630 F B7102B 2 181C2D08 6 B6102E 9 96B9 3 B7102F 2 8150 0 269E 2 86C0 1 C6C7 6 F71004 9 8D07 8 B71004 8 B002 2 20D4	* ******* * ******** * *********	LDY CLR LDAA STAA BSET LDAA LDAA STAA CMPA BNE ***********************************	\$1000 SCCR1 #\$30 BAUD SCCR2-\$1000,Y,#\$08 SCSR PASFLG7 SCDR #\$50 T7 **********************************	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER LOOP IF YOU FAILED FOR DEBUG ***********************************
1209 A 1210 A FF4 1211 A FF4 1212 A FF4 1213 A FF4 1214 A FF5 1215 A FF5 1217 A FF5 1218 A 1219 A FF6 1221 A 1222 A 1223 A 1224 A FF6 1225 A FF6 1226 A FF6 1227 A FF6 1228 A FF6 1229 A FF6 1229 A FF6 1229 A FF6 1230 A FF7 1231 A 1232 A 1233 A 1234 A 1235 A 1236 A 1237 A 1238 A FF72	A 7F102C 0 8630 F B7102B 2 181C2D08 6 B6102E 9 96B9 3 B7102F 2 8150 0 269E 2 86C0 4 C6C7 6 F71004 0 8D07 3 B71004 2 8D07 3 B71004 1 8D02 2 20D4	* ******* * ******** * *********	LDY CLR LDAA STAA BSET LDAA LDAA STAA CMPA BNE ***********************************	\$1000 SCCR1 #\$30 BAUD SCCR2-\$1000,Y,#\$08 SCSR PASFLG7 SCDR #\$50 T7 **********************************	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER LOOP IF YOU FAILED FOR DEBUG ***********************************
1209 A 1210 A FF4 1211 A FF4. 1212 A FF4 1213 A FF4 1214 A FF5 1215 A FF5 1216 A FF5 1217 A FF5 1218 A 1219 A FF6 1221 A 1222 A 1223 A 1224 A FF6 1225 A FF6 1226 A FF6 1226 A FF6 1227 A FF6 1228 A FF6 1228 A FF6 1229 A FF6 1229 A FF6 1230 A FF7 1231 A 1232 A 1233 A 1234 A 1235 A 1236 A 1237 A	A 7F102C 0 8630 F B7102B 2 181C2D08 6 B6102E 9 96B9 3 B7102F 2 8150 0 269E 2 86C0 4 C6C7 6 F71004 0 8D07 3 B71004 2 8D07 3 B71004 1 8D02 2 20D4	* ******** * ********* * ***********	LDY CLR LDAA STAA BSET LDAA LDAA STAA CMPA BNE LDAA LDAB STAB BSR STAA BSR BRA STAA STAB BSR STAA STAB STAB STAB STAB STAB STAB STAB	\$1000 \$CCR1 #\$30 BAUD \$CCR2-\$1000,Y,#\$08 \$CSR PASFLG7 \$CDR #\$50 T7 **********************************	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER LOOP IF YOU FAILED FOR DEBUG ***********************************
1209 A 1210 A FF4 1211 A FF4 1212 A FF4 1213 A FF4 1214 A FF5 1215 A FF5 1217 A FF5 1218 A 1219 A FF6 1221 A 1222 A 1223 A 1224 A FF6 1225 A FF6 1226 A FF6 1227 A FF6 1228 A FF6 1229 A FF6 1229 A FF6 1229 A FF6 1230 A FF7 1231 A 1232 A 1233 A 1234 A 1235 A 1236 A 1237 A 1238 A FF7 1239 A FF7	A 7F102C 0 8630 F B7102B 2 181C2D08 6 B6102E 9 96B9 3 B7102F 2 8150 0 269E 2 86C0 4 C6C7 6 F71004 9 8D07 3 B71004 1 8D02 2 20D4	* ******* * ******** * * * * *	LDY CLR LDAA STAA BSET LDAA LDAA STAA CMPA BNE LDAA LDAB STAB BSR STAB BSR STAB BSR STAB STAB STAB STAB STAB STAB STAB STAB	\$1000 \$CCR1 #\$30 BAUD \$CCR2-\$1000,Y,#\$08 \$CSR PASFLG7 \$CDR #\$50 T7 **********************************	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER LOOP IF YOU FAILED FOR DEBUG ***********************************
1209 A 1210 A FF4 1211 A FF4. 1212 A FF4. 1213 A FF4. 1214 A FF5. 1216 A FF5. 1217 A FF5. 1218 A 1219 A FF6. 1221 A 1222 A 1222 A 1223 A 1224 A FF6. 1225 A FF6. 1226 A FF6. 1227 A FF6. 1228 A FF6. 1229 A FF6. 1229 A FF6. 1229 A FF6. 1230 A FF7. 1231 A 1232 A 1233 A 1234 A 1235 A 1236 A 1237 A 1238 A FF7. 1239 A FF7. 1239 A FF7. 1239 A FF7.	A 7F102C 0 8630 F B7102B 2 181C2D08 6 B6102E 9 96B9 8 B7102F 2 8150 0 269E 2 86C0 4 C6C7 6 F71004 9 8D07 8 B71004 2 8D02 2 20D4 18CE0001 1 CEFFFF 0 9	* ******* * ********* * * * * * * *	LDY CLR LDAA STAA BSET LDAA LDAA STAA CMPA BNE LDAA LDAB STAB BSR STAA BSR STAA STAA STAA STAB BSR STAA STAB BSR STAB SUBROUTINES SUBROUTINES LDY LDY LDX DEX	\$1000 \$CCR1 \$\$30 \$AUD \$CCR2-\$1000,Y,#\$08 \$CSR PASFLG7 \$CDR \$\$50 T7 **********************************	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER LOOP IF YOU FAILED FOR DEBUG ***********************************
1209 A 1210 A FF4 1211 A FF4. 1212 A FF4. 1213 A FF4. 1214 A FF5. 1215 A FF5. 1216 A FF5. 1218 A 1219 A FF6. 1221 A 1222 A 1222 A 1223 A 1224 A FF6. 1225 A FF6. 1226 A FF6. 1227 A FF6. 1228 A FF6. 1229 A FF6. 1229 A FF6. 1230 A FF7. 1231 A 1232 A 1233 A 1234 A 1235 A 1236 A 1237 A 1238 A FF7. 1239 A FF7. 1240 A FF7. 1241 A FF7.	A 7F102C 0 8630 F B7102B 2 181C2D08 6 B6102E 9 96B9 6 B7102F 2 8150 0 269E 2 86C0 4 C6C7 6 F71004 8 B007 8 B71004 8 B007 8 B71004 8 B71004	* ******* * ******** * * * * *	LDY CLR LDAA STAA BSET LDAA LDAA STAA STAA CMPA BNE **********************************	\$1000 \$CCR1 #\$30 BAUD \$CCR2-\$1000,Y,#\$08 \$CSR PASFLG7 \$CDR #\$50 T7 **********************************	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER LOOP IF YOU FAILED FOR DEBUG ***********************************
1209 A 1210 A FF4 1211 A FF4. 1212 A FF4! 1213 A FF4! 1214 A FF5: 1215 A FF5: 1216 A FF5: 1217 A FF5: 1218 A 1219 A FF6: 1221 A 1222 A 1223 A 1224 A FF6: 1225 A FF6: 1226 A FF6: 1226 A FF6: 1227 A FF6: 1228 A FF6: 1228 A FF6: 1229 A FF6: 1229 A FF6: 1230 A FF7: 1231 A 1232 A 1233 A 1234 A 1235 A 1236 A 1237 A 1238 A FF7: 1240 A FF7: 1241 A FF7: 1241 A FF7: 1241 A FF7: 1242 A FF7:	A 7F102C 0 8630 F B7102B 2 181C2D08 6 B6102E 9 96B9 6 B7102F 2 8150 0 269E 2 86C0 4 C6C7 6 F71004 9 8D07 8 B71004 2 8D02 1 8CE0001 1 CEFFFF 0 09 2 2 6 FD 1 809	* ******* * ******** * * * * *	LDY CLR LDAA STAA BSET LDAA LDAA STAA CMPA BNE ***********************************	\$1000 \$CCR1 \$\$30 \$CCR2_\$1000,Y,\$\$08 \$CSR PASFLG7 \$CDR \$\$50 T7 **********************************	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER LOOP IF YOU FAILED FOR DEBUG ***********************************
1209 A 1210 A FF4 1211 A FF4. 1212 A FF4! 1213 A FF4! 1214 A FF5: 1215 A FF5: 1216 A FF5: 1217 A FF5: 1218 A 1219 A FF6: 1221 A 1222 A 1223 A 1224 A FF6: 1226 A FF6: 1226 A FF6: 1226 A FF6: 1227 A FF6: 1228 A FF6: 1228 A FF6: 1229 A FF6: 1229 A FF6: 1230 A FF7: 1231 A 1232 A 1233 A 1234 A 1235 A 1236 A 1237 A 1238 A FF7: 1240 A FF7: 1241 A FF7: 1242 A FF7: 1243 A FF7:	A 7F102C 0 8630 F B7102B 2 181C2D08 6 B6102E 0 96B9 3 B7102F 2 8150 0 269E 2 86C0 4 C6C7 6 F71004 0 8D07 3 B71004 1 8D02 1 20D4 1 8CE0001 1 CEFFFF 0 09 2 2 6 FD 1 1809 2 2 6 F 6	* ******* * ******** * * * * *	LDY CLR LDAA STAA BSET LDAA LDAA STAA STAA CMPA BNE **********************************	\$1000 \$CCR1 \$\$30 \$AUD \$CCR2-\$1000,Y,#\$08 \$CSR PASFLG7 \$CDR \$\$50 T7 **********************************	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER LOOP IF YOU FAILED FOR DEBUG ***********************************
1209 A 1210 A FF4 1211 A FF4. 1212 A FF4! 1213 A FF4! 1214 A FF5: 1215 A FF5. 1216 A FF5: 1217 A FF5: 1218 A 1219 A FF6: 1220 A FF6: 1222 A 1223 A 1224 A FF6: 1225 A FF6: 1226 A FF6: 1226 A FF6: 1227 A FF6: 1228 A FF6: 1228 A FF6: 1228 A FF6: 1229 A FF6: 1230 A FF7: 1231 A 1232 A 1233 A 1234 A 1235 A 1236 A 1237 A 1238 A FF7: 1240 A FF7: 1241 A FF7: 1242 A FF7: 1242 A FF7: 1244 A FF7: 1244 A FF7: 1244 A FF7:	A 7F102C 0 8630 F B7102B 2 181C2D08 6 B6102E 0 96B9 3 B7102F 2 8150 0 269E 2 86C0 4 C6C7 6 F71004 0 8D07 3 B71004 1 8D02 1 20D4 1 8CE0001 1 CEFFFF 0 09 2 2 6 FD 1 1809 2 2 6 F 6	* ******* * ******** * * * * *	LDY CLR LDAA STAA BSET LDAA LDAA STAA CMPA BNE ***********************************	\$1000 \$CCR1 \$\$30 \$CCR2_\$1000,Y,\$\$08 \$CSR PASFLG7 \$CDR \$\$50 T7 **********************************	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER LOOP IF YOU FAILED FOR DEBUG ***********************************
1209 A 1210 A FF4 1211 A FF4. 1212 A FF4! 1213 A FF4! 1214 A FF5: 1215 A FF5: 1216 A FF5: 1217 A FF5: 1218 A 1219 A FF6: 1221 A 1222 A 1223 A 1224 A FF6: 1226 A FF6: 1226 A FF6: 1226 A FF6: 1227 A FF6: 1228 A FF6: 1228 A FF6: 1229 A FF6: 1229 A FF6: 1230 A FF7: 1231 A 1232 A 1233 A 1234 A 1235 A 1236 A 1237 A 1238 A FF7: 1240 A FF7: 1241 A FF7: 1242 A FF7: 1243 A FF7:	A 7F102C 0 8630 F B7102B 2 181C2D08 6 B6102E 0 96B9 3 B7102F 2 8150 0 269E 2 86C0 4 C6C7 6 F71004 0 8D07 3 B71004 1 8D02 1 20D4 1 8CE0001 1 CEFFFF 0 09 2 2 6 FD 1 1809 2 2 6 F 6	* ******* * ******** * * * * *	LDY CLR LDAA STAA BSET LDAA LDAA STAA STAA CMPA BNE **********************************	\$1000 \$CCR1 \$\$30 \$CCR2_\$1000,Y,\$\$08 \$CSR PASFLG7 \$CDR \$\$50 T7 **********************************	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER LOOP IF YOU FAILED FOR DEBUG ***********************************
1209 A 1210 A FF4 1211 A FF4. 1212 A FF4! 1213 A FF4! 1214 A FF5: 1215 A FF5. 1216 A FF5: 1217 A FF5: 1218 A 1219 A FF6: 1220 A FF6: 1222 A 1223 A 1224 A FF6: 1225 A FF6: 1226 A FF6: 1226 A FF6: 1227 A FF6: 1228 A FF6: 1228 A FF6: 1228 A FF6: 1229 A FF6: 1230 A FF7: 1231 A 1232 A 1233 A 1234 A 1235 A 1236 A 1237 A 1238 A FF7: 1240 A FF7: 1241 A FF7: 1242 A FF7: 1242 A FF7: 1244 A FF7: 1244 A FF7: 1244 A FF7:	A 7F102C 0 8630 F B7102B 2 181C2D08 6 B6102E 0 96B9 3 B7102F 2 8150 0 269E 2 86C0 4 C6C7 6 F71004 0 8D07 3 B71004 1 8D02 1 20D4 1 8CE0001 1 CEFFFF 0 09 2 2 6 FD 1 1809 2 2 6 F 6	* ******* * ******** * * * * *	LDY CLR LDAA STAA BSET LDAA LDAA STAA STAA CMPA BNE **********************************	\$1000 \$CCR1 \$\$30 \$CCR2_\$1000,Y,\$\$08 \$CSR PASFLG7 \$CDR \$\$50 T7 **********************************	ENABLE TRANSMITTER CLEAR FLAGS PASS/FAIL BYTE IN TRANSMITTER LOOP IF YOU FAILED FOR DEBUG ***********************************

```
1247 A
                                  SUBROUTINE PORTST
1248 A
1249 A
                        PORTST7
                                   PULX
1250 A FF81 38
                                                                     LOAD ACC A WITH O/P DATA
1251 A FF82 A600
                                   LDAA
                                             $0,X
1252 A FF84 1AEE02
                                   LDY
                                             $2,X
                                                                     CONFIGURE O/P PORT
1253 A FF87 18A700
                                   STAA
                                             $0,Y
                                                                     SET-UP I/P PORT ADDRESS
1254 A FF8A 1AEE04
                                   LDY
                                             $4.X
1255 A FF8D 18A800
                                   EORA
                                             $0,Y
                                                                     COMPARE O/P AND I/P
                                                                                                    OF-51GT
                                                                     MASK OUT DONT CARES
1256 A FF90 A401
                                   ANDA
                                             $1,X
                                                                     EXIT IF PASS
1257 A FF92 2713
                                   BEQ.
                                             A17
1258 A
                                   IF FAILED THEN....
1259 A
1260 A
                                                                     ASCII 'F'
1261 A FF94 8646
                                              #$46
                                   LDAA
1262 A FF96 97B9
                                   STAA
                                              PASFLG7
                                              TEMP17
1263 A FF98 DFBB
                                   STX
1264 A FF9A CE1000
                                   LDX
                                              #$1000
                                                                     FAIL PULSE OF 11 E CLOCKS
1265 A FF9D 1C0408
                                   BSET
                                              PORTB-$1000, X, #$08
                                   NOP
1266 A FFA0 01
1267 A FFA1 01
                                   NOP
                                              PORTB-$1000, X, #$08
                                   BCLR
1268 A FFA2 1D0408
1269 A FFA5 DEBB
                                   LDX
                                              TEMP17
1270 A
                                                                     CONTINUE MAIN PROGRAM
1271 A FFA7 6E06
                        A17
                                   JMP
                                              $6,X
1272 A
1273 A
1274 A
1275 A
1276 A
                                   END
SYMBOL TABLE: Total Entries= 178
A11
                     F9AA
                              P07
                                                   FF66
                     FAC0
                              PACC1
                                                   F932
A12
                     FBCA
                              PACC2
                                                   F941
A14
A17
                     FFA7
                              PACNT
                                                   1027
                     FC96
                              PACTL
                                                   1026
AD0
                     FC9F
                              PASFLG
                                                   00F9
AD1
AD2
                     FCA8
                              PASFLG5
                                                   00B9
                                                   COFB
AD3
                     FCB2
                              PASFLG6
ADCTL
                      1030
                              PASFLG7
                                                   00B9
                                                   F8E5
ADP
                      FC7D
                              PAU01
                      1031
                              PAU02
                                                   F8E2
ADR1
ADR2
                      1032
                              PAUSE
                                                   F8E1
ADR3
                      1033
                              PIOC
                                                   1002
ADR4
                      1034
                              PORTA
                                                   1000
ADTST
                      FC73
                              PORTB
                                                   1004
ANSWER
                      F8C3
                               PORTC
                                                   1003
                              PORTCL
BAUD
                      102B
                                                   1005
BPROT
                      1035
                               PORTD
                                                   1008
                              PORTE
                                                   100A
BULKE
                      FE3D
 CFORC
                      100B
                              PORTST1
                                                   F984
                      103F
 CONFIG
                              PORTST2
                                                   FA9A
                      103A
                                                   FBA4
 COPRST
                              PORTST3
 COUNT
                      OOFD
                              PORTST7
                                                   FF81
COUNTS
                      00FF
                                                   103B
                              PPROG
 D01
                      F9B0
                              RB
                                                   1000
D02
                      FAC6
                              REJECT
                                                   F8DA
 D03
                      FBD0
                              RESET
                                                   F800
 D04
                      FC68
                              S11
                                                   F97C
D05
                      FD7E
                              S12
                                                   FAOF
                      FF76
 D07
                              S13
                                                    FB0F
 D11
                      F9B3
                              SCCR1
                                                   102C
                              SCCR2
 D12
                      FAC9
                                                   102D
                      FBD3
 D13
                              SCDR
                                                   102F
 D14
                      FC6B
                              SCSR
                                                   102E
 D15
                      FD81
                              SPCR
                                                   1028
 D17
                      FF79
                              SPDR
                                                   102A
 DDRC
                      1007
                              SPSR
                                                    1029
 DDRD
                      1009
                              STLWT
                                                   F8AA
 DELAY1
                      F9AC
                              SYNC1
                                                    F972
 DELAY2
                      FAC2
                              SYNC2
                                                    FA05
 DELAY3
                              SYNC3
                      FBCC
                                                    FB05
 DELAY4
                      FC64
                              T1
                                                    F900
```

DELAY5		FD7A	T2		FA00								
DELAY7		FF72	T21		FA17								
DUMMY		00FC	Т3		FB00								
DUMMY 6		OOFE	T31		FB17								
EE1		FE95	T4		FC00								
EE2		FEC1	T 5		FD00								
EE3		FEAA	Т6		FE00								
EED1													
		FE6E	Т7		FF00								
EEDEL		FE6A	TCNT		100E								
EEP		FEBA	TCTL1		1020								
EEPROG		FE7F	TCTL2		1021								
EEPROM		B600	TEMP		OOFA								b
EETOP		B800	TEMP1	* *							* .		
					00FB								
EEV		FEDC	TEMP15		00BE						· author.		
EEV1		FEE0	TEMP16		00FD						A STATE OF THE STA		
EEV2		FEE8	TEMP17		00BB								
EEVERF		FEA7	TEMP6		00FC								
FAIL1		F9BB	TEMP7		00BA						10 M		
FAIL5		FD66	TEST										
					F87E					A.	4. #		
FINAL1		F946	TEST1		103E								
FINAL2		FA66	TESTNUM		0000								
FINAL3		FB78	TFLG1		1023								
FINAL4		FC38	TFLG2		1025				4				
FINAL5		FD3A	TIC1		1010				4				
FINAL6		FE23	TIC2										
FINAL7					1012					480			
		FF46	TIC3		1014				A 19				
 FSMAX		OOFF	TMSK1		1022			4	Alexander -				
FSMIN		00F8	TMSK2		1024			A PROPERTY.					
HIMAX		00CA	TOC1		1016				a v				
HIMIN		00B9	TOC2		1018			A South	7			the state of	
HPRIO		103C	TOC3		101A		**						
I1		FD17	TOC4		101C								
12		FD21	TOC5				- 19 h						
INIT					101E								
		103D	TSTNUM		00F8	. (70						
IR1		FD91	TSTNUM5		00B8	4							
IRQ		FD89	TSTNUM6		00FA	4000							
IRQBAD		00BB	TSTNUM7		00B8								
IRQVAL		OOBA	V1		FE62	A 19							
LOMAX		0048	VERFE			4							
					FE5D								
LOMIN		0037	XI1		FD2F	>							
OC1D		100D	XI2		FD39								
OC1M		100C	XIR1	A	FDA6								
OPTION		1039	XIRBAD	_ 4	00BD								
P01		F966	XIRQ		FD9E								
P02		FA8E	XIRVAL	489.33	00BC			*				,	
P04		FB98	ZMAX		0008								
DOE		DDC 3	737737										
		FD5A	ZMIN	30-77	0000								
				10									
Total errors: 0				gr.									
		A											
		4											
		-A											
		M ar	24										
	-												
4	40000	N. W.											
. •													
	M.												
	\$ T												
	٠.												
****										•			
₩ .					-								
Total errors: 0													

ARCHINE DOCUMENT AND FROM THE BICH

MOTOROLA

ARCHINE DOCUMENT AND ROLL OF BUILDING THE BIRTH AND THE BI

WE DOCUMENT TO BE A STATE OF THE PROPERTY OF T

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centres:

EUROPE: Motorola Ltd., European Literature Centre, 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England. ASIA PACIFIC: Motorola Semiconductors (H.K.) Ltd., Silicon Harbour Center, No. 2, Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. JAPAN: Nippon Motorola Ltd., 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan. USA: Motorola Literature Distribution, P.O. Box 20912, Phoenix, Arizona 85036.



MOTOROLA